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Abstract
This thesis describes the development of a GPS Based Time Stamping and Scheduling
System for power system applications. These applications include Wide Area Measurements
(WAMs) of electrical power system quantities and high-voltage transmission line fault
location.
The developed system employs a microcontrolIer and a GPS receiver to synchronise an on-
board microsecond-accurate clock to a global time standard. The system is therefore able to
provide an accurate GPS-synchronised time stamp of a received trigger signal for use in high-
voltage transmission line fault location. The system is also able to generate a trigger signal at
a pre-programmed time for initiation of data acquisition runs on electrical power systems.
The system was constructed and tested in a laboratory environment. Although the system is
designed to operate in stand-alone mode, a host computer software program was also
developed for system control and data downloading. The software program was used to time
stamp a number of trigger signals and data was downloaded to a host computer. Trigger
signals were also generated at predefined times. The acquired data was validated and
presented.
In conclusion, the low system cost, relative to existing commercial systems, accuracy and
programmability of the developed system makes it suitable for a wide variety of time-critical
data acquisition applications.
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Opsomming
Hierdie tesis beskryf die ontwikkeling van 'n GPS gebaseerde tyd stempel en skedulerings
sisteem met die oog op kragstelsel toepassings. Ingesluit by hierdie toepassings is wye area
metings op elektriese kragstelsels, asook foutopsporing op hoogspanning transmissielyne.
Die ontwikkelde sisteem gebruik 'n mikrobeheerder en 'n GPS ontvanger om 'n aanboord
mikrosekonde-akkurate horlosie te sinkroniseer met 'n internasionale tyd standaard. Dus kan
die ontwikkelde sisteem 'n akkurate GPS gesinkroniseerde tyd stempel aan 'n snellersein heg.
Hierdie tyd stempel kan gebruik word in hoogspanning transmissielyn foutopsporing. Die
sisteem kan ook 'n snellersein genereer op 'n vooraf geprogrammeerde tyd. Hierdie
snellersein kan gebruik word om belangrike data van elektriese kragstelsels te versamel, deur
gebruik te maak van bestaande dataversamelingstelsels.
Die sisteem was ontwerp en getoets in laboratorium toestande. Alhoewel die stelselontwerp
is om alleenstaande te funksioneer, is 'n beheer rekenaar gebruik om, met die hulp van
ontwikkelde sagteware, die sisteem te beheer en data af te laai. 'n Tyd stempel is aan 'n
aantal snellerseine geheg en hierdie data is afgelaai na 'n beheer rekenaar. Die sisteem is ook
geprogrammeer om 'n aantal snellerseine te genereer op vooraf gedefinieerde tye. Die data
wat uit hierdie toetse versamel is, is bespreek.
In vergelyking met bestaande kommersiële stelsels is die ontwikkelde stelsel se lae koste,
akkuraatheid en programmeerbaarheid eienskappe wat die stelsel geskik maak vir 'n wye
verskeidenheid van tyd-kritieke dataversameling toepassings.
Stellenbosch University http://scholar.sun.ac.za
iAcknowledgements
I would like to thank the following people from the bottom of my heart:
My Lord and Saviour, Jesus Christ, for His Life, unsurpassing Love and for giving me reason
to live.
Dr. Johan Vermeulen, for his vision, patience, guidance, encouragement, caring, friendship
and time.
Francois for his friendship, help and encouragement through tough times, his brilliant mind
and sound effects.
Andrew, Johan Strauss, Mev. Susan Locke, Charlene, William, Alfie and John for help and
friendship.
My ouers, vir ondersteuning en baie liefde. Ek waardeer julle meer as wat woorde kan sê,
sonder julle insae in my lewe sou ek nooit kon vrugte dra nie.
Jane, for standing by me, being my friend, hours of prayer and tons of encouragement. You
are amazmg.
The van Nieuwholtz family, for hospitality and friendship.
My vriende: Robert, Bernard, Pierre Tredoux, Jan-Willem, Pierre Theron, Johan en Danel
Steenkamp, Wynand, Phillip, Chris, Barry en JF vir julle gebede en vriendskap.
Stellenbosch University http://scholar.sun.ac.za
ii
Table of Contents
1 Introduction 1
1.1 Project Motivation 1
1.2 Project Description 2
1.3 Thesis Overview 3
2 Literature study 5
2.1 Introduction 5
2.2 Synchronised Sampling 5
2.3 Applications of Synchronised Sampling in Power Systems 6
2.3.1 Transmission Line Fault Location 6
2.3.2 Wide Area Measurements 7
2.3.3 Protective Relay Testing 8
2.4 Fault Location Algorithms 8
2.5 Wide Area Measurements 12
2.5.1 Phasor Measurement Units 12
2.5.2 Phasor Measurement Process 13
2.6 Sources of Timekeeping 14
2.6.1 Time Transfer Techniques 14
2.6.2 Oscillator Technology 16
2.6.2.1 Crystal Oscillator 16
2.6.2.2 Oven Controlled Crystal Oscillator 17
Stellenbosch University http://scholar.sun.ac.za
iii
2.6.2.3 Atomic Oscillator Technology 17
2.7 GPS Based Time Stamping and Scheduling System Overview 19
3 Introduction to GPS 22
3.1 GPS Segments 22
3.2 GPS Operation 23
3.3 GPS Receiver Operation ("User Segment") 24
3.4 Motorola Oncore™ GT+ GPS Receiver 27
3.4.1 Functional Block Diagram 28
3.4.2 Terminal Connections 29
3.4.3 One-Pulse-Per-Second Signal 30
3.5 Serial Interface Protocol 31
3.5.1 Interface Protocol 31
3.5.1.1 Motorola Binary Format.. 31
3.5.1.2 NMEA 0183 Format 33
3.5.2 Receiver Antenna Placement. 33
3.6 GPS Accuracy 34
3.6.1 Timing Accuracy 35
3.6.2 RF Jamming Irnmunity : 36
3.7 Conclusion 36
4 Real Time Clock and Comparator 37
4.1 Introduction 37
Stellenbosch University http://scholar.sun.ac.za
iv
4.2 Data Flow Operations 38
4.2.1 Address Decoder 39
4.2.2 Input Latches 39
4.2.3 Output Latches 40
4.3 Real Time Clock 40
4.3.1 Description 41
4.3.2 Simulation Waveforms 45
4.3.2.1 Normal RTC Operation 45
4.3.2.2 Set RTC Time 45
4.3.2.3 Read RTC Time 46
4.4 Real Time Clock Comparator. 47
4.4.1 Block Diagram 47
4.4.2 Implementation 47
4.4.3 Simulation Waveforms 49
4.5 Conclusion 49
5 Microsecond Counter and Comparator 51
5.1 Introduction 51
5.2 Block Diagram 52
5.3 Counter System Block 53
5.3.1 System Clock 55
5.3.2 IPPS Signal Conditioning 55
Stellenbosch University http://scholar.sun.ac.za
v5.3.3 Programmable Clock Prescaler 56
5.3.4 24-bit Counter 60
5.3.5 Trigger Signal Conditioning 61
5.3.5.1 Signal Sync'Irig 62
5.3.5.2 Signal IntRequest 62
5.3.6 Counter Output Latch 64
5.3.7 Data Bus Output Latches 65
5.4 Microsecond Counter Comparator 66
5.5 Address Decoder 68
5.5.1 Indicator LEDs 68
5.5.2 FIFO Memory Control Signals 69
5.6 FIFO Memory Operation 69
5.6.1 FIFO Detail. 70
5.6.2 Reset Operation 71
5.6.3 Write Operation 72
5.6.4 Read Operation 72
5.7 Conclusion 73
6 System Microcontroller 74
6.1 Introduction 74
6.2 System Control Program High-Level Discussion 76
6.3 Data Write and Read Routines 77
Stellenbosch University http://scholar.sun.ac.za
vi
6.4 Initialisation Procedures 78
6.4.1 Microcontroller IlO Port Setup 78
6.4.2 Variable Initialisation 79
6.4.3 UART Setup 79
6.5 Communication Routines 80
6.5.1 UART Control Registers 80
6.5.2 Timer/Counter1 81
6.5.3 Software Data Buffer 82
6.5.4 Communication Error Checking 83
6.5.4.1 GPS Receiver Communication Error Checking 83
6.5.4.2 Host Computer Communication Error Checking 85
6.5.5 GPS Communication Operation 87
6.5.5.1 Procedure SendCommand 88
6.5.5.2 Procedure GPS RxInt 89
6.5.5.3 Function ByteInGPSRxBuf 90
6.5.5.4 Procedure WaitForGPSReply 90
6.5.5.5 Procedure ProcessMessage 91
6.5.5.6 Procedure StoreTime 92
6.5.5.7 Procedure StoreDate 93
6.5.6 Host Computer Communication Operation 93
6.5.6.1 Procedure PC RxInt 95
Stellenbosch University http://scholar.sun.ac.za
vii
6.5.6.2 Procedure PC_UDREmpty 95
6.5.6.3 Procedure TxByteToPC 96
6.5.6.4 Procedure StartTransmit 96
6.5.7 Software UART Routines 97
6.6 GPS Receiver Setup 98
6.6.1 Procedure StartGPS 99
6.6.2 Procedure GPSReceiverSetup 100
6.6.3 Procedure GetTime 100
6.6.4 Procedure GetDate 101
6.7 Interrupt Service Routines 102
6.7.1 1PPS Interrupt 102
6.7.2 PC Command Interrupt.. 103
6.7.2.1 Command SendTriggerTime 104
6.7.2.2 Command SetCompare 105
6.7.2.3 Command ReadCompare 106
6.7.2.4 Command GPS RTC Status 107- -
6.7.2.5 Command SetRTC 108
6.7.2.6 Command ClearFIFO 109
6.7.2.7 Command SendGenTrigData 110
6.7.2.8 Command ClearGenTrigData 110
6.7.3 Trigger Received Interrupt 111
Stellenbosch University http://scholar.sun.ac.za
viii
6.7.3.1 Procedure StoreTrigData 111
6.7.3.2 Procedure TrigEvent 111
6.8 Conclusions 112
7 LabVIEW™ Control Software 113
7.1 Introduction 113
7.2 LabVIEW™ Programming Environment.. 113
7.3 Example: The CRC-16 VI. 115
7.4 Host Computer Control Program High-Level Discussion 116
7.5 Main Control Panel 118
7.6 Configuration Panel 119
7.7 Conclusion 121
8 Results and Recommendations : 122
8.1 Introduction 122
8.2 Test Setup and Procedures 122
8.3 Logic Analyser Signal Captures 122
8.3.1 RTC Set operation 123
8.3.2 RTC and Microsecond Counter Read operation 123
8.3.3 Trigger Interrupt Operation 125
8.3.4 FIFO Write and Read Operation 125
8.4 LabVIEW™ PC Control Program 127
8.5 Oscilloscope Measurements 127
Stellenbosch University http://scholar.sun.ac.za
ix
8.6 Conclusions and Recommendations 129
8.6.1 Results and Measurements 129
8.6.2 Final System Overview 129
8.6.3 Recommendations 130
8.6.3.1 Local System Clock 130
8.6.3.2 System Memory 131
8.6.3.3 System Communications Interface 131
9 References 133
A WinOncore™ GPS Control Software 138
B Oncore™ GT+ Control Commands 140
C Address Decoder: Code and simulation 142
C.1 Data Register Addresses 142
C.2 VHDL Code for RTC Address Decoder 143
C.3 VHDL Code for Microsecond Counter Address Decoder 144
C.4 Altera® MAX+PLUS® Simulation Waveforms 145
D RTC and Comparator: Implementation and simulation 147
E Microsecond Counter and Comparator: Implementation and simulation 156
F Software UART Theory 164
F.l Introduction 164
F.2 Theory of operation 164
F.3 Implementation 166
Stellenbosch University http://scholar.sun.ac.za
xF.4 UART Initialisation 167
F.5 Byte Transmission 167
F.6 UART Status Byte 168
F.7 Interrupt Service Routines 169
F.8 Conclusion 171
G Microcontroller Code Listings 173
G.l Software UART Program Code 173
G.2 System Test Program Code 179
G.3 Main Control Program Code 181
H LabVIEW™ Program Diagrams 200
I Schematic Diagrams 226
Stellenbosch University http://scholar.sun.ac.za
Introduction 1
Chapter 1
Introduction
1.1 Project Motivation
Transmission systems represent a vital component of the electrical utility infrastructure of a
country. This infrastructure is aimed at supplying power to a variety of users. Power systems
consist of a number of different components, which include generators, power transformers,
transmission lines, and loads. Design of the system components and overall systems is
implemented under a stringent reliability requirement with a strong emphasis on continuity of
the power supply [2,3].
As in any other technical system, there are circumstances under which failures in the system
operation occurs [2,12,19,23]. When faults are not identified quickly and corrected, the
power system's security, stability and reliability may be compromised, thereby influencing
the utility's ability to deliver high quality un-interrupted electrical energy to its customers. In
the past, power system engineers have depended heavily on maintenance crews to locate
transmission line faults after protective relays have isolated a faulted line [29,30]. Also, many
engineers have used and continue to use fault analysis programs to calculate the locations of
such faults. These practices are satisfactory in some cases. However, they can be time
consuming, complicated, difficult to implement and inaccurate [6,14,17].
As a result of these complicated and inaccurate practices, the need arose for properly
measured data of a power system to prevent, or at least control fault conditions of a system
more efficiently [15,16,20]. Such measurement data typically include voltage and current
measurements, taken at different geographical locations, over the same time window
[8,19,24,25]. Apart from fault location applications, simultaneous measurements (or
synchronised data acquisition) also have a very special role in network analysis as it can be
used to form a consistent picture of the network, which is the basis for all power system
monitoring, protection and control functions [18,28,30].
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The research presented in this thesis is aimed at developing a relatively inexpensive system
for the following applications:
• Accurate transmission line fault location systems.
• Wide area synchronised data acquisition.
Synchronised sampling and measurement can also be implemented in other monitoring and
control devices and systems, such as data acquisition systems, digital fault recorders and
sequence-of-event recorders [4,7]. Some of these applications will be discussed in chapter 2.
1.2 Proj eet Description
Several techniques of fault location and power system state measurements have been
developed in the past [5,6,8,9,11,15,20,25]. Each technique makes use of different power
system data to perform calculations. The calculations are done with algorithms that belong to
essentially three groups: Phasor-based algorithms, partial differential equation algorithms and
advanced algorithms such as travelling wave analysis [9,25]. Some of these algorithms use
data recorded at one end of the faulted transmission line only, while others use data recorded
at both ends of the line. Algorithms that use data from both ends of a faulted line demand that
data be collected at exactly the same time, which means that data samples have to be
synchronised to the same time base. In addition, Wide Area Measurements (WAMs) of
power systems also rely on the fact that measurement data is taken at synchronised time
intervals.
For the algorithms mentioned above to be effective and accurate, synchronisation of sampling
clocks at different geographic locations is essential [8,9,10]. Simultaneous measurements
across the power system can be obtained by synchronising the sampling clocks at each
measurement site. The synchronisation must be achieved over long distances (hundreds of
kilometres), and a high degree of precision in synchronisation must be maintained [2,12].
Different methods of synchronising sampling clocks exist [1,7]. These methods will be
discussed in detail in chapter 2. The synchronising methodology used in this thesis relies on
Global Positioning System (GPS) timing features, which has proven to be very accurate
[1,6,9,10].
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The developed GPS based time stamping and scheduling system uses microprocessor based
technology, Programmable Logic Array (PLA) technology and a commercial GPS receiver to
provide accurate timing data, which may be used in fault location methods and other
application algorithms. The system also provides accurate pre-programmed trigger signals
used for the initiation of pre-programmed data acquisition runs. The measurements acquired
by data acquisition hardware during these runs produce wide area synchronised measurement
data.
1.3 Thesis Overview
Chapter 2 presents an overview of applications and literature applicable to the work done in
this thesis. Applications such as WAMs and transmission line fault location are discussed
with reference to where the developed GPS Based Time Stamping and Scheduling System will
fit in. In conclusion, the literature review is used to compile a list of specifications for the
system, which will in turn lead to a system overview.
Chapter 3 discusses the use of GPS in synchronising sampling clocks at different geographic
locations. This chapter gives a summary of GPS technology, its operation and the GPS
receiver used in this design.
Chapter 4 presents the Detail design and implementation of the GPS Based Time Stamping
and Scheduling System. One of the system blocks implemented in PLA technology is
discussed, namely the Real Time Clock (RTC).
Chapter 5 presents another system clock implemented with the help of PLA technology. This
clock is a microsecond counter, used to keep time accurate to a microsecond.
A micro controller is used to control the system. Chapter 6 gives detail flow diagrams
representing the developed system control software.
A feature of the developed system is that it can be controlled remotely by a host computer (or
a Personal Computer'). The software used to implement the host computer control software,
i.e. LabVIEW™ virtual instrumentation software, is discussed in chapter 7.
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Chapter 8 presents results and measurements of the developed system. Estimations and
comments on the accuracy of the system is given. In conclusion it states final comments and
recommendations for improving the system. Points to remember for further research will also
be given here.
Stellenbosch University http://scholar.sun.ac.za
Literature study 5
Chapter 2
Literature study
2.1 Introduction
Much research and work has been done in the field of time synchronisation, transmission line
fault location and WAMs (Wide Area Measurements) [5,6,8,9,11,15,20,25]. The aim of this
chapter is to present an overview of some of the relevant work that has been done on these
topics. Some applications and the mathematical theory behind them will be presented briefly.
Some sources of timekeeping and time-synchronisation, as well as their advantages and
disadvantages with regards to time synchronisation will be discussed in section 2.6. Finally a
list of specifications will be used to compile a high-level system block diagram.
2.2 Synchronised Sampling
IEEE 1344-1995 [31] defines a synchronised phasor as follows:
" A phasor calculated from data samples using a standard time signal as reference for
the sampling process. Thus, phasors from remote sites have a defined common phase
relationship. "
A phasor sample, like the one in the above definition, is derived from several samples which
is associated with the data-window that spans a sample set. It is intriguing to consider the
possibility of making measurements of several voltages and currents over the same data
window, which would produce a simultaneous measurement set. These measurement sets
have a very special role in network analysis as they can be used to form a consistent picture of
a power system, which is the basis for all network monitoring, protection and control
functions [28].
As mentioned in chapter 1, simultaneous measurements across the power system can be
obtained by synchronising the sampling clocks at each measurement site, and the
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synchronisation must be achieved over long distances. Section 2.3 shows how synchronised
phasors fit into the context of fault location and other applications.
2.3 Applications of Synchronised Sampling in Power Systems
A few applications mentioned in chapter 1 will be discussed in this section. Later sections
will deal with the mathematical aspects of these applications.
2.3.1 Transmission Line Fault Location
Most transmission line faults occur during severe weather conditions when lightning strikes
towers or conductors, producing stresses on the insulation between the conductors and
supporting structures. In addition, some natural environmental conditions such as a tree
growing or a bird flying into a transmission line can cause a fault [1]. Fault location may be
based on phasor measurements, or on travelling wave concepts. Figure 2-1 shows the
travelling wave method principle.
300ml i'S.yI I~'"300ml i'S
Travelling waves
GPS
Satellite
Fault
Voltage
Transformer
Voltage
TransformerI \
Timestamp &
Clock
Generator
GPS
Receiver
GPS
Receiver
Timestamp &
Clock
Generator
Figure 2-1 Transmission line fault location system
Figure 2-1 shows a fault occurring, be it either line-to-ground or line-to-line. This fault
typically causes a travelling wave, moving at approximately the speed of light (300 000
kmIs), which translates to 300 m in one microsecond [7]. If such a travelling wave can be
time-stamped when it arrives at sampling equipment at both ends of such a line and the
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sampling clocks are synchronised to the same time base (GPS), it can easily be calculated
exactly where the fault occurred [6,8,9]. Section 2.4 will discuss these concepts.
2.3.2 Wide Area Measurements
In a power system the complex voltages of substation buses are the state vectors of the power
system and hence represent the key in the application of proper control of a power system.
The idea of Wide Area Measurements (WAMs) is to obtain these voltage vectors in real time.
The information is obtained by initiating accurate pre-programmed data acquisition runs of
data acquisition hardware at exactly the same time. Once the voltage phasors of the power
system are measured and available at the substation or a central location, many applications in
system monitoring and control are possible. This information is very useful for the
calibration of system state estimation predictions, determining system stability margins,
improved system out-of-step response and protection relay testing [7,15,16,17]. Figure 2-2
shows a conceptual explanation. A more detailed discussion of WAMs can be found in
section 2.5.
GPS
Satellite
Voltage
Transformer / \
Measuring
Unit
GPS
Receiver
GPS
Receiver
Measuring
Unit
t = 0
Phasor
Diagram
Figure 2-2 GPS Synchronised WAMs of a power system
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2.3.3 Protective Relay Testing
It has long been the desire of a protective relay engineer to test protection systems under
conditions that are as close to actual conditions as possible [40]. When a critical transmission
line trips falsely, the reasons for this need to be discovered. A very good method of analysis
would be to retest the whole protection scheme (including communications circuits) with a
recording of the fault disturbance that produced the problem. This application ties in very
closely to Wide Area Measurements in the sense that digital recorders need to be started at a
synchronised time to be able to effectively compare measurement results, as systems that test
protective relays would need to be triggered at the same time as other testing equipment on
the same system.
2.4 Fault Location Algorithms
A fault location algorithm defines the steps needed to obtain the fault location by using the
measurements from one or both ends of the line. A set of equations representing the
mathematical model of the faulted transmission line is needed to define the algorithm. The
quantities that appear in the equations are voltages, currents, transmission line parameters and
fault parameters.
Two types of transmission line mathematical models are in use for fault location algorithms:
the distributed parameter model and the lumped parameter model. The distributed parameter
model is mostly suitable for long transmission lines. The lumped parameter model is a
simplification of the distributed parameter model and is used for shorter lines only [1].
Because of this, only the distributed model will be discussed here.
In the distributed parameter model, the voltages and currents are functions of time (t) and
position (x). The model consists of two linear partial differential equations of the first order.
We consider the equations for the case of a single-phase transmission line [1]:
- vx(x,t) = lit(x,t) + ri(x,t) (2-1)
and
- ix(x,t) = cvt(x,t) + gv(x,t) (2-2)
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In these equations, line parameters I, r, c and g are inductance, resistance, capacitance and
conductance per unit length respectively. v(x,t) presents voltage and i(x,t) current. The
subscripts x and t denote partial derivatives with respect to position and time. The solution of
equations (2-1) and (2-2) belong to three main groups, namely phasor-based algorithms,
partial differential equation-based algorithms and lastly, the travelling wave algorithm. Only
the travelling wave-based algorithm will be discussed here.
Travelling wave methods do not require the solution of partial differential equations. In this
approach, the line resistance r and line conductance c is neglected. Such a line is known as a
lossless line, and the describing equation is known as the telegrapher's equation. A
simplification of this kind is appropriate for long and high voltage transmission lines. Figure
2-3 defines the circuit of a faulted transmission line. S, F and R are the positions for sending
end, fault and receiving end respectively. x is the distance to the fault, Z the line impedance
and d the transmission line length. Vs, VF and VR are the voltages at sending end, fault and
receiving end respectively. Is, IF and IR are the currents at sending end, fault and receiving
end respectively. ZES and ZER are the Thevenin equivalent impedances. VES and VER are the
Thevenin equivalent voltages [1].
F (d-x)Z R
LF
IR
IF! ZF
s xZ
Figure 2-3 Circuit model of a faulted transmission line [1]
The solution of the two equations then has a rather simple form given by equations (2-3) and
(2-4) for voltage and current respectively. The voltage and the current are linear
combinations of two components known as forward and backward travelling waves denoted
by SF and SB respectively [1]:
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v (x,t) = [SF(t -;v.x) + SH(t + ;v.x)]/2 (2-3)
and
(2-4)
where Zo =mc is the surge impedance of the line, and (t -;v.x) and (t +;v.x) define parallel
lines in the position/time plane, as shown in Figure 2-4.
s x
Figure 2-4 Characteristics in the position-time plane
The forward and backward travelling waves may be calculated from the sending-end voltage
v(O,t) = vs(t) and the sending-end current i(O,t) = is(t) as follows [1]:
(2-5)
and
(2-6)
Fault location uses the transient component of the travelling waves only. The transient
travelling waves appear in the transmission line after any abrupt change in voltage and
current. When a fault occurs, the voltage at the fault point F drops. This generates a
backward and forward travelling wave at the location of the fault [1]. These travelling waves
do not change shape until they reach some discontinuity in the transmission line. The
discontinuities are the sending end, the receiving end, and the fault itself. When a travelling
wave arrives at a discontinuity, it ceases to exist in its original form, and two new waves
emerge at the discontinuity. The first is a reflection of the original wave which has the shape
Stellenbosch University http://scholar.sun.ac.za
Literature study 11
of an attenuated original wave and continues motion in the same direction as the original
wave. The coefficients determining the magnitudes of both new waves depend on the type of
fault. Low impedance faults have high coefficients of reflection, and high impedance faults
have low coefficients of reflection. The motion of the travelling waves along the transmission
line and the generation of new waves at points of discontinuity are represented by the lattice
diagram in Figure 2-5.
t
Through
forward Through
backward
Forward
wave and
refiections
s F R X
Figure 2-5 Lattice diagram
The idea to use reflections to estimate the fault location appeared in 1930 for the fault location
of underground cables. A cable is energised with a short voltage impulse. The impulse and
its reflection are recorded, and the travel time is found. Later, similar devices were used to
measure the fault location for transmission lines. These methods are called active methods.
The calculation of the elapsed time is easy if the inserted pulse and its reflection have
sufficient power. However, travelling waves caused by a fault may have low power,
especially if the fault occurs when the instantaneous voltage at the point of the fault is close to
zero. In that case the calculation of this time requires special signal processing. One of the
signal processing methods most commonly used is the correlation technique, which is covered
by Ancell et al [43]. In the other case where the travelling wave has sufficient power, the
determining of the fault location lies in these two simple relations:
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(2-7)
and
DR = I - (7;s - 7;R)v
2
(2-8)
where Ds and DR represent the distance from the sending end S to the fault F and the distance
from the receiving end R to the fault F respectively. I denotes the transmission line length and
Tss and TlR are the times when the fault-generated transients first arrive at the sending (S) and
receiving (R) end bus bars. v is the propagation speed of a travelling wave. This velocity is
very close to the speed of light (300 km/ms) for transmission line cables.
The concepts in this section were only briefly discussed and more detail and examples on the
travelling wave concept and the wavelet analysis method can be found in references
[1,2,5,6,8,9,10,11,12].
2.5 Wide Area Measurements
A WAMs system collects satellite-synchronised data to control a power system reliably while
operating the power system closer to its capacity limits [19,20,21]. Measurements are based
on GPS synchronised Phasor Measurement Units. These devices are briefly discussed in
section 2.5.1. The aim of WAMs is to detect system dynamic disturbances and prevent
propagation of such instabilities, which, if not localised and stopped, might lead to wide-
spread system outages and ultimately regional blackouts.
2.5.1 Phasor Measurement Units
Phasor Measurement Units (PMUs) using synchronisation signals from the GPS satellites
have evolved into advanced systems and are being manufactured commercially [21,22,26].
Figure 2-6 shows a functional block diagram of a typical PMU.
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Figure 2-6 Phasor Measurement Unit (PMU) [20]
2.5.2 Phasor Measurement Process
The basic phasor measurement process is that of deriving positive sequence, fundamental
frequency phasors from voltage and current waveforms captured by a PMU shown in Figure
2-6. There are a variety of methods for implementing this process [19,21,22] with many
possible hardware implementations. PMUs currently in use [19] digitise three phase power
line waveforms at 720 Hz or 2880 Hz (for a 60Hz system). They compute phasors from these
digital samples using a Discrete Fourier Transform (DFT). The DFT computation is
referenced to UTC (French for Co-ordinated Universal Time), which will be defined in
section 2.6. As mentioned earlier, the precise time reference allows comparison of phase
angles between stations. The phasor measurement process as implemented in a typical PMU
is shown in Figure 2-7 [19].
Figure 2-7 Phasor measurement process [19]
After the phasors have been stored, it is brought together as a single measurement set
[19,21,28].
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2.6 Sources of Timekeeping
Only an introduction can be given to the complex subject of timekeeping sources. References
[32-36] can be consulted for a more detailed discussion on different methods only briefly
mentioned here. By the early 1950's scientists had developed atomic clocks (oscillators) with
a high degree of accuracy and stability. A time scale called Atomic Time (AT), based on
Cesium and Rubidium oscillators [13], was developed. With atomic clocks scientists could
accurately measure changes in the earths' motions. A time scale called Earth Time (ET) was
developed from astronomical observations. These two time scales, i.e. AT and ET, could be
out of step and any country could maintain its own ensemble of atomic oscillators for its own
version of AT [7].
In an attempt to create a world wide time scale, over 70 nations now contribute astronomical,
stability and accuracy information to the Bureau International des Poids et Measures (BIPM)
in Paris, France. UTC, which is French for Co-ordinated Universal Time, is co-ordinated by
BIPM. Each of these 70 nations has a different version of UTC and they report their version
to BIPM. The differences between versions of UTC was found to be not more than 5 us [7].
Because of BIPM, the overall difference between different versions of UTC now vary
between 0.2 and 0.5 us. With respect to applications discussed earlier, these differences are
tolerable, because most Wide Area synchronised Measurements will be done on a national
scale, so the same UTC would be used to synchronise sampling clocks.
2.6.1 Time Transfer Techniques
Time transfer techniques refer to methods of getting the timing signals to the user. These
timing signals will then be used to synchronise sampling clocks, as applications demand.
An ideal transfer technique would have the following characteristics [7]:
• A very stable and predictable propagation delay.
• A wide bandwidth to permit very high rise times of timekeeping pulses.
• Noise free.
• World wide coverage.
• Immunity to substation interference.
• Perfect reliability.
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• Reasonably priced receivers and moderately sized antennae.
• Complete time and date information.
There are many ways of transferring time and frequency information. The practical methods
encoutered by the author were the following:
• Medium frequency and high frequency radio broadcasts (2.5 to 20 MHz).
• Low frequency and very low frequency broadcasts (10-15 kHz).
• Ultra high frequency or microwave broadcasts from navigational satellites.
• High accuracy portable Cesium, Rubidium or quartz clocks.
Each method mentioned above has various degrees of accuracy, ease-of-use, reliability and
cost. Many factors influence the cost of a time transfer system, such as complexity,
portability and availability of receiver modules, size and power of transmission equipment
and immunity to substation noise.
Table 2-1 gives a comparative summary of the different methods of time transfer in terms of
broadcast frequency, accuracy and some comments on the service. The reader is referred to
references [7,13] for more information on these services.
Table 2-1 Time transfer techniques
Service Frequency Accuracy Comments
Low/Medium 3 -60 MHz 1-5 ms Intermittent reception.
frequency broadcasts Reception difficult at
substations.
Very Low frequency 60kHz 1 ms System not widely used, thus not
broadcasts maintained.
Loran-C 100 kHz 1-3 )lS Substation reception difficult.
(navigational Not a global system. Only in
service) Western hemisphere.
GOES 468MHz 100 )lS Occasionally inaccurate because
(Geostationary of age. Broadcast frequency
Operational shared with some land mobile
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Environmental radios. Not a global system
Satellites) (Western hemisphere), receivers
bulky and expensive.
GPS (Global 1.5 GHz < lus Proven us service by US
Positioning system) Department of Defence and it is
a global system, used for
hundreds of applications.
Receivers are cheap and readily
available.
When inspecting Table 2-1, it is noted that the Global Positioning System (GPS) is an
attractive option of time transfer because of its accuracy and availability. These are only a
few of the advantages of GPS. GPS operation, as well as the GPS receiver used in this
development will be discussed in chapter 3.
2.6.2 Oscillator Technology
It is a well-known fact that a chain is only as strong as its weakest link. When time transfer
techniques are as accurate as pointed out in the previous section, accurate on-board timing is
required in the receiving system to keep overall system accuracy to a maximum. The system
only uses the GPS receiver to synchronise an on-board clock and to download the current
time on start-up. An on-board clock should thus be as stable as possible. A Crystal
oscillator's accuracy is measured in time lost in a million units of time. An oscillator with an
accuracy of 100 parts per million (PPM) will typically lose or gain 100 microseconds every
second. Because these inaccuracies can go both ways, it is commonly referred to as "clock
drift". Quartz crystals typically drift due to thermal, mechanical, and aging effects. In this
section some precision timing methods will be discussed [42].
2.6.2.1 Crystal Oscillator
A conventional Crystal Oscillator (XO) is an oscillator circuit that bases its oscillating
characteristics on a quartz crystal. The crystal's characteristics change with changes in
temperature and humidity, in other words its oscillating frequency drifts from the specified
frequency with such changes. A typical oscillator circuit and crystal are enclosed in a single
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metal casing and it is therefore not isolated from temperature fluctuations. A typical crystal
oscillator has an accuracy of 100 PPM, which means that the oscillator could be inaccurate up
to 100 microseconds over a period of second. For the applications described earlier, this type
of oscillator would be inadequate. Even with GPS receiver synchronising such a crystal
oscillator, it would still not be accurate enough, because 1 us (1 PPM) accuracy is desirable.
2.6.2.2 Oven Controlled Crystal Oscillator
All the abovementioned problems are overcome with an Oven Controlled Crystal Oscillator
(OCXO). Figure 2-8 shows a diagram of such an oscillator.
Oven
Oven Control
Crystal
Oscillator Output
Temperature
Sensor
Figure 2-8 Oven controlled crystal oscillator
The "oven" keeps the crystal oscillator at a constant temperature, and thus minimises
fluctuations in frequency stability. Oscillators such as these can achieve accuracies of up to
0.1 PPM, which is desired for this application.
2.6.2.3 Atomic Oscillator Technology
In these sections, atomic oscillator technology will be briefly discussed. Because of their
complexity, price and size, it is not feasible to be used as on-board oscillators. It is, however,
of interest because such oscillators are used in atomic clocks around the world. The Cesium
atomic clock is described in more detail, as it is the atomic clock used by GPS. References
[42] may be consulted for in depth details on other atomic clocks.
• Cesium atomic clocks are the most commonly used atomic clock. It employs a beam
of cesium atoms. To turn the cesium atomic resonance into an atomic clock, it is
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necessary to measure one of the cesrum atoms' resonant frequencies accurately.
Locking a crystal oscillator to the principal microwave resonance of the cesium atom
normally does this. This signal is in the microwave range of the radio spectrum. To
create a clock, cesium is first heated so that atoms boil off and pass down a tube
maintained at a high vacuum. The atoms pass through a magnetic field that selects
atoms of the right energy state, which are then passed through an intense microwave
field. The frequency of the microwave energy sweeps backward and forward within a
narrow range of frequencies, so that at some point in each cycle it assumes a
frequency of exactly 9,192,631,770 Hz. The range of the microwave generator is
already close to this exact frequency, as it is generated by an accurate crystal
oscillator. When a cesium atom receives microwave energy at exactly the right
frequency, it changes its energy state. At the other end of the tube, a magnetic field
separates the atoms that have changed their energy state if the microwave field was at
exactly the correct frequency. A detector at the end of the tube gives an output
proportional to the number of cesium atoms striking it, and the output peaks when the
microwave frequency is exactly correct. This peak is then used to make the slight
correction necessary to keep the crystal oscillator, and thus the microwave field,
exactly at the correct frequency. This locked frequency is then divided by
9,192,631,770 to give the familiar one pulse per second required for timing
applications.
• Hydrogen atomic clocks maintain hydrogen atoms at a required energy level in a
container constructed with walls of insulating material to ensure that the atoms do not
lose their high-energy state.
• Rubidium atomic clocks are, compared to other atomic clocks, rather simple and
compact. Rubidium gas changes its absorption of light at the optical rubidium
frequency when the frequency of an applied microwave beam is at the desired value.
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2.7 GPS Based Time Stamping and Scheduling System
Overview
In this section, the hardware topology for the GPS Based Time Stamping and Scheduling
System is discussed. Out of the information gathered and presented in this chapter, the
following specifications would be needed in the proposed system:
• For fault-location applications, a time stamping accuracy of 1 us is necessary. A
travelling wave caused by a transmission line fault would travel 300 meters in lus at
approximately the speed of light. With such accuracy, it would be possible to trace the
location of a fault down to approximately one transmission line tower span. An external
data acquisition system [53] is required to provide a trigger signal (named Trigger IN),
signalling the need for time information. The developed system must then be able to
provide time information accurate to 1 us.
• As mentioned in chapter 1, the developed system must be able to generate a trigger
signal at a pre-programmed time, accurate to 1 us, in order to start synchronised data
acquisition runs for WAMs, using compatible data acquisition hardware [53]. A signal
Trigger OUT is defined with this purpose in mind. This signal can be generated at a
time accurate to 1 us, although this kind of accuracy would not be necessary as the
frequency of the South African national power system is 50 Hz. An accuracy of 1 us
would translate into 0.018 degrees accuracy [41] on a phasor measurement for a 50 Hz
power system, which would be sufficient.
• To increase the response of the system to a trigger signal, an on-board Real Time Clock
(RTe) is needed. This implies that the GPS receiver need not be prompted for time
information every time a trigger signal is received. This also facilitates the generation
of a trigger signal at a pre-programmed time, as synchronised time information is
always available on-board.
• Itwould be convenient to store received trigger data on-board for analysis at any time.
For this purpose on-board memory, which could be read by compatible hardware or a
personal computer, would be used.
• A microcontrolIer is used to control the different blocks of the developed system. The
microcontroller needs two Universal Asynchronous Receiver Transmitters (UARTs) to
communicate with a personal computer and the GPS receiver. It also needs enough
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input/output pins to set-up an 8-bit data bus, an 8-bit address bus and alO-bit control
bus.
With the above specifications in mind, an outline on the implementation thereof can be
compiled.
• To achieve an on-board timing accuracy of 1 us, an accurate binary counter is needed.
The counter has to be used in conjunction with the on-board RTC, and must be able to
count up to 1 000000 (the amount of microseconds in a second). In order to implement
such a counter with enough precision, and to be able to read its value through an 8-bit
data bus, the counter value must consist of three bytes. Thus, a counter with maximum
value of 224 is needed. These two blocks, the RTC and the microsecond counter, is
implemented using Erasable Programmable Logic Device (EPLD) technology [47].
• The RTC and microsecond counter (with a IMHz clock signal) has to be synchronised
by a highly accurate (±500ns) pulse from the GPS receiver. This signal is known as the
1 pulse-per-second. Chapter 3 will describe this pulse in detail.
• For storage of trigger data a FIFO memory is used. This will assist in downloading
large amounts trigger data for analysis to a compatible device or a personal computer.
• The micro controller used is the ATmega161L from Atmel [46]. Design details will be
provided in chapter 6. The AT90S8515 was used in a previous version of this system,
but was found to be inadequate in terms of communications peripherals and on-board
memory. The routines for implementing software communications will however be
presented in chapter 6 and Appendix F.
• Figure 2-9 presents the specifications mentioned above in block diagram format.
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Figure 2-9 GPS Based Time Stamping and Scheduling System block diagram
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Chapter 3
Introduction to GPS
3.1 GPS Segments
The Global Positioning System (also called NAVSTAR by US Department of Defence) is an
array of military navigational satellites. GPS timekeeping is tied to UTC, which, as discussed
earlier, is the global time standard. The civilian user is able to obtain navigational and
geographical positions in three dimensions, velocity and highly accurate time from GPS
satellites [37,38,39]. GPS is divided into three segments namely the space segment, the
control segment and the user segment, as can be seen in Figure 3-1 [38].
CONTROL SEGMENT SITE LOCATIONS:
MASTER CONTROL STATION - COLORADO SPRINGS
MONITOR STATIONS - COLORADO SPRINGS. CO
ASCENSION.
DIEGO GARCIA,
KWAJALEIN,
HAWAII
UPLINK STATIONS - ASCENSION
DIEGO GARCIA
KWAJALEIN
Figure 3-1 GPS system segments [38]
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3.2 GPS Operation
The space segment of GPS consists of four satellites in each of six orbital planes for a total of
24 operational satellites, as well as 3 in orbit spare satellites. By observing a minimum of
four satellites simultaneously, a GPS receiver can automatically determine its own location by
triangulation. The satellites orbit at 19650 kilometres above the earth [38,39]. This high
altitude allows signals to be broadcast over a much wider area than would be possible with
lower orbit satellites. The satellites travel at about 11200 km/h, circling the earth once every
12 hours [37,38,39].
Navigational and time information are transmitted at two levels of accuracy on two different
L-band microwave frequencies, namely LI (1.57543 GHz) and L2 (1.2276 GHz). LI
contains two "pseudo-random" signals, i.e. the protected (P) and CoarselAcquisition (CIA)
code. Each satellite transmits a unique code, allowing the GPS receiver to uniquely identify
the satellites. The main purpose of the coded signals is to allow for calculating the travel time
from the satellite to the GPS receiver on earth. The travel time is multiplied by the speed of
light to produce the satellite range (distance from the satellite to the GPS receiver on earth).
The Navigation message, which in effect is information the satellites transmit to a receiver,
contains satellite orbital and clock information, and general system status messages. Every
satellite carries a cesium beam frequency standard. It is essential to the accuracy of the
navigational solution that the time and frequency standards of these satellites be controlled to
the maximum extent possible [37,38,39].
The control segment of GPS does exactly what the name implies. It controls the entire system
by tracking the satellites and providing them with corrected orbital and clock (timing)
information. There are five control stations located around the world, namely four unmanned
stations and one master control station. The four unmanned receiving stations constantly
receive data from the satellites and then send that information to the master control station.
The master control station corrects the satellite data and, together with two other transmitting
stations, sends the information to the GPS satellites [37,39].
The user segment consists of GPS receivers that are available freely today for a fraction of the
cost it was 10 years ago. The US Department of Defence began a policy of selective
availability (SA) that inserts an intentional error in the ClA code. This hides encoded data
from the civilian user and weakens the positioning capabilities of the GPS receiver. This is
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because GPS was initially a military service, which would be most handy to an opposing
military entity. Even though SA was introduced, GPS accuracy still exceeded the accuracy
demands of electrical utility applications, such as WAMs and fault location. In March of
2000 the US Department of Defence deactivated SA. That decision meant that public users
could utilise GPS at its full accuracy ability [37,39].
3.3 GPS Receiver Operation ("User Segment")
While the internal operation of a GPS receiver is extremely complex, the user will find it to be
the simplest system for time and frequency purposes. The reason is that the GPS system is
completely self-contained and makes all necessary corrections automatically. As mentioned
in chapter 2, GPS receivers are relatively cheap and are readily available.
For GPS to function correctly, the GPS receiver needs two crucial pieces of information. It
has to know the location of every satellite and the distance to those satellites. The GPS
receiver picks up coded information, which is called the Almanac data. This data contains
approximate positions of all the satellites and it is continually transmitted and stored in the
memory of the GPS receiver. Thus it knows the orbits of the satellites and where each
satellite is supposed to be. The almanac data is periodically updated with new information as
the satellites move around.
Any satellite can travel slightly out of orbit, and because of that, the ground monitor stations
keep track of the satellite orbits, altitude, location and speed. The ground stations send the
orbital data to the master control station, which in tum sends the corrected data to the
satellites. This corrected and exact position data is valid for about six hours, and is transmitted
in coded form to the GPS receiver. This allows the GPS receiver to determine the location of
GPS satellites at all times.
At this point an interesting situation arises. Figure 3-2 displays it diagrammatically.
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GPS
Satellite
User 1
ilkilometres
Figure 3-2 Two users receiving the same navigation data at different times
Two users, t:. kilometres apart, receive data from the same satellite. Because these two users
are far apart, how is it possible that one user can calculate exactly the same time (UTe)
information from data that reaches him at a different time? The answer is that in order to
calculate sufficiently accurate data, a user must be able to communicate with at least four
satellites to be able to calculate all of the unknowns in such a system.
Even though the receiver knows the location of every satellite in space, it still needs to
determine the distance to these satellites so it can determine its position on earth. As
mentioned earlier, the distance is calculated by multiplying the speed of light, which is the
propagation speed of a radio wave, with the time it takes the radio wave to reach the receiver.
Equation (3-1) [39],
(3-1)
calculates Rl' which is the distance from a user to satellite 1. C is the speed of light, t1 is the
signal travel time, T is the GPS receiver clock error and 'r is the satellite clock error. Four
satellites will give four equations of the form of equation (3-1). By using these equations, a
GPS receiver will then be able to calculate all of the unknowns in equation (3-1). The correct
time and position data can then be calculated even though different users receive data at
different times from the same satellite.
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The time it takes the radio wave to reach the recerver is determined by comparing the
"pseudo-random code" generated by the GPS satellite to the code generated by the receiver
itself. The receiver then determines how much this code needs to be delayed to match up
exactly with the satellite code. This delay is the time is takes the code to reach the receiver,
and so the distance to a satellite can be calculated.
Once both satellite location and distance have been calculated, the receiver can compute
position. Figure 3-3 gives a good summary of the operation of GPS [38]. References
[33,37,38,39] contain more information on the operation and calculations of GPS.
NAVIGATIONAL (L1fL2)
SIGNALS:
• RANGING CODES
• SYSTEM TiME
• CLOCK CORRECTION
• PROPAGATION DELAY
• VEHICLE EPHEMERIS
• VEHICLE HEALTH
PLANNED CONSTELLATION:
• 21 ACTIVE SATELLITES PLUS 3 SPARES IN 6 ORBITS
• EACH AT ORBIT 55 DEGREES INCLINATION
, • ORBITS EQUALLY SPACED AROUND EQUATOR
DOWNLINK DATA:
• SATELLITE EPHEMERIS (ORBITAL POSITION) DATA
• SATELLITE CLOCK DATA
UPLINK DATA:
• SATELLITE EPHEMERIS CORRECTIONS
• CLOCK CORRECTIONS
Figure 3-3 GPS system data signals [38]
It is important at this stage to note that the most important feature of the GPS receiver used in
this design is the timing pulse that it outputs every second. This pulse is called the 1 Pulse
Per Second (PPS) and it is used to synchronise the GPS Based Time Stamping and Scheduling
System on-board clock to UTC. Manufacturers of GPS receivers have also designed GPS
receivers with 10 PPS and 100 PPS capabilities [39]. The 1PPS signal will be discussed in
section 3.4.3.
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Most modem GPS receivers are a parallel multi-channel design. Older single channel designs
were once popular, but were limited in their ability to continuously receive signals in the
toughest environments, such as under heavy tree cover.
Parallel receivers typically have between five and twelve receiver circuits, each devoted to
one particular satellite signal, so strong locks can be maintained on all the satellites at all
times. Parallel-channel receivers are quick to lock onto satellites when first turned on and
perform the required calculations. For the purpose of the design done in this thesis, a
Motorola Oncore™ GT+ GPS receiver was used.
3.4 Motorola Oncore™ GT+ GPS Receiver
The Motorola Oncore™ GT+ GPS receiver is an 8 channel parallel receiver, specially
designed for OEM (Original Equipment Manufacturers) applications.
The most important features of this GPS receiver are the following [38]:
• Operates on 5V de regulated power.
• TTL interface to host equipment.
• Latitude, longitude, height, velocity, heading, time and satellite status information
output either once every second, or polled.
• NMEA (National Marine Electronics Association) 0183 output.
• 1 PPS output (±500 ns accuracy).
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3.4.1 Functional Block Diagram
Figure 3-4 presents a functional block diagram of the GT+ receiver [38].
DIGITAL SIGNAL PROCESSING
Figure 3-4 GPS receiver block diagram [38]
Because the GT+ receiver is designed for OEM applications, the application designer has to
design the interface to the receiver, which also means connections to the receiver have to be
made. Table 3-1 shows the receiver power requirements.
Table 3-1 GPS receiver power requirements
Main power Backup power
Voltage 4.75 V to 5.25 V, 50mVpp ripple 2.5 V to 5.25 V
Current 0.9 W at 5 V 5 !lA @2.5V, 100 !lA @ 5 V
Comments Active antenna draws 20 rnA Used only for memory backup
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3.4.2 Terminal Connections
Figure 3-5 shows the connector to the receiver, and Table 3-2 gives the connector terminal pin
assignments.
Figure 3-5 Connector terminal of the GPS receiver [38]
Table 3-2 GPS receiver connector terminals
Pin# Signal name Description
1 BATTERY Externally applied backup power
2 + 5 VPOWER Regulated main power
3 GROUND Ground (receiver)
4 VPP Flash memory programming voltage
5 RTCMin RTCM input (not used)
6 1 PPS One pulse per second output
7 1 PPS RTN One pulse per second return
8 TTLTXD Transmit 5 V logic
9 TTLRXD Receive 5 V logic
10 TTLRTN TransmitlReceive return
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3.4.3 One-Pulse-Per-Second Signal
The 1 PPS signal is used to synchronise the on-board clock of the developed system in a
manner that will be discussed in later chapters. The 1 PPS signal is defined as follows [38]:
• 0 to 5 V pulse.
• 1 PPS time mark is synchronous with the midpoint of the rising edge of the pulse rising
from 0 to 5 V.
• Rise time is approximately 20 to 30 ns.
• Pulse width is approximately 200 ms ± 1 ms.
• Accurate to < 500 ns in stand alone mode (with SA on).
• Requested serial data is output 0 to 50 ms after 1 PPS output.
Figure 3-6 gives a graphical representation of the definition given above.
Figure 3-6 GPS receiver 1 pulse per second (lPPS) definition
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3.5 Serial Interface Protocol
The receiver is an intelligent GPS sensor intended to be used as a component of precision
positioning, navigation or timing system. The receiver is capable of providing autonomous
position, velocity and time information over a serial TTL port. These messages may be
polled or sent at a programmable rate per second.
3.5.1 Interface Protocol
To connect the GPS receiver to a system using a RS-232 interface, circuitry must be provided
to convert TTL to RS-232. When connected to a personal computer, the GPS receiver may be
controlled with Motorola WinOncore™ OEM GPS receiver control software (Appendix A
and B).
Table 3-3 defines the interface protocol of the GPS receiver for OEM applications:
Table 3-3 GPS receiver interface protocol
Format Motorola Binary NMEA0183
Type Binary ASCII
Direction InIOut InIOut
Port 1 1
Baud Rate 9600 4800
Parity None None
Data Bits 8 8
Start/Stop bits 1/1 I/I
The two communication formats supported by the GPS receiver is the Motorola Binary
format, and the NMEA 0183 format. The user is able to select via software which format to
use.
3.5.1.1 Motorola Binary Format
A message in the Motorola Binary Format will have the following components:
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• Message start:
"@@" denotes the start of a binary message.
• Message ID:
(A..Z)(a ..z,A ..Z), which is an ASCII uppercase letter, followed by an ASCII lowercase
or uppercase letter. These two characters together identify the message type and imply
the correct message length and format.
• Binary data sequence:
Variable number of bytes of binary data dependent on the command type.
• Checksum:
The exclusive OR of all bytes after the "@@" and prior to the checksum.
• Message terminator:
<CR><LF> that represents a carriage return and line feed, denoting the end of a binary
message.
Every receiver command has a corresponding response message so it can be determined
whether the command has been processed successfully. An input command will be rejected
completely if one of the input parameters is out of range, or if the checksum is invalid. The
GPS receiver will operate on all full messages received during the previous one second
interval and will process them in the order they are received. The Motorola Binary Format
for command messages will be used in the design because it is less complex when compared
to the NMEA format. The input commands used are given in Table 3-4. The reader is
referred to Appendix B for a complete listing and details of all the Motorola Binary
commands.
Table 3-4 GPS receiver commands used
Command description Binary command Parameters
Time of day request @@Aa Three out of range bytes for hours,
minutes and seconds.
Set GMT offset @@Ab Three bytes, containing the sign,
hours and minutes GMT offset -
+02:00 for South Africa.
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Date request @@Ac Four out ofrange bytes for day,
month, and year (two bytes).
Set Time Mode @@Aw One byte selects between UTC
and GMT time mode.
Receiver ID request @@Cj None. This command requests the
receiver to output its ID message.
Power on fail message @@Sz Receiver needs to be repaired.
3.5.1.2 NMEA 0183 Format
The NMEA format allows direct interfacing via serial port to an electronic navigation
instrument that support specific output messages. This format will not be discussed in much
detail, because it is not used in this design.
All NMEA command messages are formatted in sentences that begin with the ASCII "$" and
end with ASCII <CR> and <LF>. A five character address occurs after the "$". A typical
NMEA command message (e.g. time of day) will have the form
$PMOTG,ZDA,yyyyCC<CR><LF>,
where yyyy is the update rate, and CC is the checksum, the exclusive OR of all the bytes
before the checksum, and "ZDA" the time-of-day command. The first two characters of the
reply message are the talker ID (which is "G" for GPS-equipment), and the last three
characters are the sentence formatter or message ID, "ZDA" (time-of-day) in this example.
3.5.2 Receiver Antenna Placement
When mounting the antenna module (pictured in Figure 3-7) it is important to remember that
GPS positioning performance will be more optimal when the antenna "patch plane" is level
with the local geographic horizon and the antenna has full view of the sky, ensuring direct
line-of-sight to all visible satellites. Figure 3-8 shows proper antenna placement [38].
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Figure 3-7 GPS receiver antenna [38]
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1st Choice Placement
Recommended antenna placements
2nd Choice Placement
If recommended placements are not
available, these may suffice
Note: On trucks, antennas can be placed inside a fiberglass airfoil or on the driver's side
exterior rear view mirror
Figure 3-8 GPS receiver antenna placement [38]
3.6 GPS Accuracy
In this project the precise IPPS pulse from a GPS receiver is used to synchronise a real time
clock (RTC). The pulse stability from the GPS receiver is thus very important in this
application, This pulse is not only used to synchronise the RTC, it is also used to synchronise
the RTC to UTC, which will be the time base for a national phasor measurement or fault
location system. In this section, the accuracy of two Motorola GPS receivers (GT+ and UT)
versus the Cesium-beam standard will be presented, as well as antenna RF jamming
immunity.
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3.6.1 Timing Accuracy
Over the years, Motorola GPS receiver output has been compared against various atomic time
standards [13]. Figure 3-9 shows a comparison of the GT+ Oneore receiver IPPS stability to
the Cesium beam standard described in section 2.6.2.3. Reference [13] and the GT+ receiver
user manual [38] gives the accuracy of the 1 PPS signal to be ± 500 ns.
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Figure 3-9 GPS receiver stability error compared to the Cesium beam standard [13]
Many precise timing GPS installations require locating the GPS antenna at close range to
radiating antennas such as cellular telephone, paging, or other wireless communication
systems that operate at frequencies close to LI and L2. Some of these transmitters may cause
the GPS receivers to lose their lock on tracked satellites. This can be very disconcerting to
the timing community since a system relying on accurate clock disciplining will have to rely
on "clock-coasting" until the satellite signals are reacquired. Long "coasting" times will
require more expensive on-board oscillators for the timing electronics in the developed
system. Fortunately Motorola Oncore™ GPS receivers are designed with RF Jamming
Immunity.
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3.6.2 RF Jamming Immunity
Experience [13] has shown that the ability of a GPS receiver to select only the GPS band of
information and reject all other signals is an important feature for GPS receivers. Figure 3-10
shows the RF Jamming Immunity characteristics of different Motorola GPS receivers.
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Figure 3-10 GPS receiver RF Jamming Immunity [38]
Figure 3-10 shows that the GPS receiver sufficiently blocks RF signals at frequencies other
than its operating frequency, 1575 MHz. It is therefore sufficiently isolated against noise at
its operating frequencies.
3.7 Conclusion
Using GPS is a cost effective method for precise timing applications. In this chapter, an
overview of GPS operation was given, the communication interface was discussed and some
comments on GPS accuracy for timing applications were made. The most useful GPS
receiver feature for this project, i.e. the 1 PPS, was also defined and discussed.
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Chapter 4
Real Time Clock and Comparator
4.1 Introduction
This chapter describes the on-board Real Time Clock (RTC) and comparator. Figure 4-1
shows a functional block diagram of the Real Time Clock and comparator.
Figure 4-1 Real Time Clock and Comparator block diagram
As an overview, some features are listed here.
• At start-up, the system will read time from the GPS receiver and set the RTC. The GPS
takes up to a second to reply on a time-request. When the time is received, the RTC is
set.
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• After the RTC has been set with GPS time, the time in hours, minutes and seconds is
available through the 8-bit data bus at any time, without interrogating the GPS receiver
for time information.
• The GPS receiver IPPS will be the seconds "clock signal" for the RTC.
• Data latches on the RTC output ensures that time information is available instantly on
the 8-bit data bus when requested.
• The RTC comparator is connected to the RTC via three 8-bit data buses, one each for
hours, minutes and seconds. The RTC comparator is programmed (via the 8-bit data
bus) with a certain time (hours, minutes and seconds). The comparator then compares
these two times and when the programmed time is equal to the RTC time, HMSEqual is
asserted to signal a time match. The comparator detail is discussed in section 4.4.
4.2 Data Flow Operations
Figure 4-2 illustrates data transfer operations in the developed system. This transfer system
consists of an 8-bit data and address bus, an address decoder, input/output latches and several
different subsystems that need or output data, such as RTC hours output, RTC minutes output,
etc.
Latch Select Lin
Figure 4-2 Data access structure
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4.2.1 Address Decoder
Numerous subsystems, that either read or write data, exist in this system. Therefore many
latches need access to the 8-bit data bus. Every latch has a unique address linked to it. When
a latch has to be accessed, its 8-bit address is written to the address bus. Depending on
whether a read from the data bus or a write to the data bus has to be done, the /RD1 or the
/WR2 signals are asserted. The data can then be read from or written to the data bus. The
developed system implements two address decoders. One address decoder services latches in
the RTC EPLD, and another decoder services latches in the Microsecond Counter EPLD.
These address decoders are identical in implementation. The latch addresses are different for
every latch, however. Figure 4-3 shows address decoder control signals and latch select line
operation.
XAddress bus AddressO Addressll ... Address 0-1 Address' n ...
-
RD '¥ I II I-
WR ) \:V. I
Data bus pata READ 'jf Data WRITE Data RE: D ... t.. Data WRITE
Latch SelectO n li ji
Latch Select1 I ~
I ji
Latch Select n-1
I ! ~
Ii i
I I I
~Latch Select n I I i
I I I I
Figure 4-3 Address decoder operation
The VHDL (Verilog Hardware Description Language) program listing and a list of input and
output latch addresses can be found in Appendix C. Simulations using the Altera®
MAX+PLUS® software are presented in Appendix D.
4.2.2 Input Latches
An input latch facilitates data transfer from the data bus to a register that uses the data. As
described in section 4.2.1, time data is written to the RTC for example, by putting the data on
1 NOT-Read
2 NOT-Write
Stellenbosch University http://scholar.sun.ac.za
Real Time Clock and Comparator 40
the data bus and switching on the corresponding data latches that feed data to appropriate
registers in the RTC EPLD. Data is thus written from the data bus through the latch to its
destination. Figure 4-4 shows a block diagram of a latch. When Latch Select is asserted, data
is allowed to flow through. Otherwise, data is blocked.
[PM -AVALUË; :
~~~(~JI?I~=~_:
LPM LATCH
..;;;.D;..;.AT"'"'-A..;....;.;.IN"'"'-J[7;..;.. .;.; 0......_1 ----! dataD
-=:LAc...:..T:__:C:..;_H.:--.::..SE=L=E:..=C:....:.T ---l gate
q[]!-- -"()><.l.IIJ!.J...C..I,!TPIIJ.L._T-fi....___)-~ DATA_ OUT[? •. 0]
Figure 4-4 Latch block diagram
4.2.3 Output Latches
Output latches used are very similar to input latches, in the sense that they facilitate data flow
from data registers to the data bus. The difference is that an output latch needs to change its
output to the data bus to high-impedance mode when the latch is not asserted. In that way the
data bus is released and bus contention, i.e. different latches driving the data bus at the same
time, does not occur. Figure 4-5 shows waveforms for operation of an output latch.
Hi-ZData bus
Latch Select
Data register
Figure 4-5 Output latch operation
The input- and output latches discussed here are widely used in the design of the system. For
this reason they will only be discussed here.
4.3 Real Time Clock
As mentioned previously, the RTC (Real Time Clock) is implemented in order to have time
information on-board, so that the GPS receiver does not need to be prompted when time
information is needed. Several commercial RTCs exist, for example STMicroelectronics
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M41 T94, Intersil CDP68HC68Tl and ICM7170. These devices all use crystal oscillators to
keep time, and they are fully programmable. Unfortunately there are some shortcomings
which make them unsuitable for this application. They do not offer an option of using an
external clock signal other than that of the crystal oscillator. Thus, the IPPS signal from the
GPS receiver cannot be used to drive a commercial RTC device. Because ofthis limitation, a
RTC was created and implemented in an Altera®MAX7128-SLC84-15 EPLD [47].
Set
To RTC Comparator
Figure 4-6 RTC block diagram
Figure 4-6 shows an overview of the RTC with latches (as described in section 4.2) and IPPS
clock signal included.
4.3.1 Description
The RTC employs three counters (LPM Counter in Altera® MAX+PLUS® software) that
serve as hour, minute and second counters. Such a counter is configured as an 'up' counter
with a maximum value that corresponds with the maximum value that a second, minute and
hour can reach. Carry_Out is asserted when the counter reaches its maximum value.
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Carry_Out serves as clock signal for the next counter stage, which is minutes or hours. The
Data input specifies the value the counter assumes when Load is asserted. In this way the
RTC may be programmed with a specified time obtained from the GPS receiver. Figure 4-7
shows a diagram of the counter function used in Altera® MAX +PL US® software.
~PM-_AVACUË=- ~
ILPM_DIRECTION="UP" I
ILPM_MODULUS=60
'LPM SVALUE=
~~M_::~I~~H=~ ~
LPM COUNTER
Data INf7 ..0J dataj] q[) Data OUTI7..0
PPS I>
earlY.. Oucout
"0en
0rn
Load _1
Figure 4-7 LPM_ Counter function
Figure 4-8 presents the timing signals of the LPM_ Counter function. It shows a counter being
loaded with a value of 15 and then set by asserting Load. It also shows a counter set up to
count up to 60, reset and then start at zero again. The LPM_ Counter function is designed
such that Carry_Out is asserted at maximum _count-l (in this case, 59).
1PPS
Load
Carry_Out
Data_IN
Data_OUT
Figure 4-8 LPM_ Counter operation
As mentioned previously, the idea is to use Carry_Out as a clock pulse for minutes and hours
counters, as shown in Figure 4-9.
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Figure 4-9 Using Carry_ Out as clock signal for minutes and hours
At this stage a problem arises if Carry_Out is to be used as the next stage clock pulse because
it goes high at maximum _count-I , and not at maximum count, which is desired. Itmeans that
the minutes would change count at, in this case, 59, and not zero as it should be. Figure 4-10
shows minutes changing to 0 when seconds changed to 59, which is not the desired operation.
1PPS
Load ~---r--~~--'_---T----~--~--~----T----r--~
Carry_Out 1+---+----+---1
Data_IN
Seconds
Minutes fl-----L.___.:..;__J...__-J '----L--.....I------'--_._--'----!----i
Hours i+-----L--J..._----!--.:.._!-----!-------+---!-----+---!---i
Figure 4-10 Carry_Out used as clock signal for next stage counters
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This problem is fortunately easily dealt with by using a Ir-type flip-flop [44]. This flip-flop
clocks the Carry_Out (connected at D) signal through on the next clock pulse (connected to
the clock input of the flip-flop) it receives.
Table 4-1 D-type flip-flop [44]
Clock D (Input) Q (Output) DFF
PRN
1 0 0 -D Q-->
1 1 1 CLRN
0 X Last Q
Figure 4-11 is a block diagram showing the implementation of the LPM_Counter function in
the RTC, including Ei-type flip-flops as discussed previously. This is implemented in an
Altera®MAX7128-SLC84-15 EPLD [47].
Figure 4-11 RTC block diagram
Stellenbosch University http://scholar.sun.ac.za
Real Time Clock and Comparator 45
4.3.2 Simulation Waveforms
The design presented in Figure 4-11 was implemented in Altera® MAX+PLUS® software
and simulated. Only the most important simulation results are presented here. Complete
simulation waveforms and implementation diagrams can be found in Appendix D.
4.3.2.1 Normal RTC Operation
Normal RTC operation occurs when the system is idle, i.e. no data is transferred on the buses.
The RTC behaves just like an ordinary clock, with seconds ticking over with low-to-high
transitions of 1PPS. These values of hours, minutes and seconds are ready to be read at any
time. Figure 4-12 shows normal RTC operation.
1PPS .
I I I I I I I I I I
SetRTC I I I I I I I I i I
-
RD ! !
iL
! !
I I I I I I ! I I
WR I I I / I I i I I I
Data Bus (I/O) * t. xx
I
Address Bus(O) :K i xx
I I I
ltl :k I I I I ISeconds(B) x 57 58 59 0 1 2 3 4 5 X 6
Minutes(B) i I 59 i ~; I I I 0 I I I
Hours(B) i i 23 I ~I I I I 0 I I I
I I I I I I I I I I
Figure 4-12 Normal RTC operation (midnight turnover)
4.3.2.2 Set RTC Time
At system start-up, or when the user so wishes, UTC (+GMT offset) time is read from the
GPS receiver, and the RTC is set accordingly. This procedure was discussed in section 4.2.
Timing data is put on the data bus, the addresses of the corresponding registers are put on the
address bus, /WR is asserted and SetRTC is pulsed high to write data to the RTC. Figure 4-13
shows this procedure.
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I!
1PPS I I I I
I I I
SetRTC I I I I I I
I-
RD ! ! !I I I I I I I
-
WR I I II I I I I I I
Data Bus (I/O) * ZZ 15 23 34
I
Address Bus(O) ::K xx X (Hours) . (Minutes) . (Seconds) XX
I
Seconds(B) i 58 I I 59 I 34 35
Minutes(B) i I I 59 I I 23 I
Hours(B) i I I 23 I I 15 I
I I I I I I I
Figure 4-13 Set RTC to 15:23:34
4.3.2.3 Read RTC Time
As discussed previously, time data is always available on request. Figure 4-14 shows buried
(B) nodes containing hours, minutes and seconds. When the addresses of these buried nodes
are written to the address bus and /RD is asserted, the latches to these nodes put the relevant
data onto the data bus. The data may then be read by the system micro controller (chapter 6).
A complete listing of data register addresses may be found in Appendix C.
! ! I
1PPS I I I
I I I
SetRTC I ! I I I I
-
~
RD !I I I
- !/ ilWR I I il I
Data Bus (I/O) ~ zz . '-. 23 .:'-. 59 .'-. 59
I
Address Bus(O) ~ xx (Hours) . (Minutes) . (Seconds) XX
i
Seconds(B) i 58 I I ~9 0
Minutes(B) i I I 59 I I 0
J_ I I I I I
Hours(B) i I I 23 I I 0
I I I I I I
Figure 4-14 Read RTC time (23:59:59)
Stellenbosch University http://scholar.sun.ac.za
Real Time Clock and Comparator 47
4.4 Real Time Clock Comparator
The function of the RTC comparator as shown in Figure 4-1 is to compare a pre-programmed
time with the current RTC time and when these two times are equal, it should assert
HMSEqual. This signal is routed to the microsecond counter (chapter 5) and it is used in
conjunction with the microsecond count to generate a us-wide trigger pulse.
4.4.1 Block Diagram
Figure 4-15 presents a functional block diagram of the RTC comparator. The buried (B)
nodes of time (hours, minutes and seconds) of the RTC are connected to the comparator via
three 8-bit data buses. The comparator is programmed by writing hours, minutes and seconds
via the data bus to the corresponding latches (section 4.2). When the RTC time is equal to the
pre-programmed time, HMSEqual is asserted.
From RTC
t
HMSEqual
Figure 4-15 RTC Comparator block diagram
4.4.2 Implementation
The comparator is implemented by using the LPM_ Compare function ill Altera®
MAX+PLUS® software. Figure 4-16 presents this function.
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~H-AI~(SIZË;- - - - - - - - - - -,
lPM PIPELlNE=
LPM- REPRESENTATION=
)..PM=WIDTH= 8 ,
2~~~~!_~~~~~~~~~~~~~~:
LPM COMPARE
..::D..::a.:.:;:ta::....:Ar:J..:.7..:.;... .::J01'-- --! dataal]
..::D..::a.:;;;ta;.::;BJ.:,["7..:.;.. ,;;"lOl'-- -I databO
aeb~ =E~Q~U~A=L?
Figure 4-16 LPM_ Compare function
aeb is asserted when DataA and DataB is equal. Three of these functions are used in the
comparator, i.e. one each for hours, minutes and seconds. The output of all the
LPM_Compare functions are connected to an AND-gate to form HMSEqual. Figure 4-17
shows the final comparator block diagram.
RTC Time
t
HMSEqual
Figure 4-17 RTC Comparator block diagram showing HMSEqual
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4.4.3 Simulation Waveforms
The comparator was implemented usmg Altera® MAX+PLUS® software. Complete
printouts of the simulations are presented in Appendix D. Only the most important results are
shown here. Firstly, a time value is programmed into the comparator as shown in Figure
4-18. Secondly, Figure 4-19 shows HMSEqual being asserted when RTC time reaches the
pre-programmed time.
1PPS i I I
-
~
WR
Data Bus (I/O) ~ ll. 12 ' /14 ' I 05
Address Bus(O) ~ xx ~~rs Latch) , (Min Latch) , (Sec Latch) XX
! _L :1
CompSeconds(B) XX /: I ~ 05
_l'
CompMinutes(B) XX i lt 14
CompHours(B) XX -Il' I i 12
I I I
Figure 4-18 Programming the RTC comparator
1PPS
I I I I I I I I I
HMSEqual i i i i i j HMSEqualjHigh ----r--._. , ,, , , , , , , , J \
I I
RTC Seconds(B) ~ 57 58 59 0 1 2 3 4 5 6
RTCMinutes(B) 13 X 14
RTCHours(B) 12 12
CompSeconds(B) i i 05 j i _j_
CompMinutes(B) I I ! I I i I 14 i I I
CompHours(B) I I I I I I I 12 I i I
I I I I I I I I I I
Figure 4-19 HMSEqual asserted when RTC and Comparator times match
4.5 Conclusion
This chapter discussed the detail design of the RTCand RTC comparator. The RTC is used
to keep time information on-board when it is needed for time stamping purposes. The RTC
uses the IPPS signal from a GPS receiver as a clock pulse. The RTC comparator is
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connected to the RTC and generates a one-second-length pulse (HMSEqual) when a pre-
programmed time is reached. This feature, in conjunction with the microsecond counter
which will be discussed in the next chapter, is used to generate a trigger signal for data
acquisition applications. System simulations using Altera® MAX+PLUS® software was
presented and excellent results were obtained. For full implementation and simulation details,
consult Appendix D.
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Chapter 5
Microsecond Counter and Comparator
5.1 Introduction
As mentioned in chapters I and 2, the aim of the system is to supply a timestamp and be able
to generate a trigger signal for data acquisition applications, all to an accuracy of I us. The
purpose of the RTC is to keep time accurate to one second, and this time could be obtained
from the GPS receiver at system startup. The microsecond counter, however, has to be
implemented on-board.
The design criteria of the Microsecond Counter can be summarised as follows:
• To achieve an on-board timing accuracy of I us, an accurate binary counter is needed.
The counter has to be used in conjunction with the on-board RTC, and must be able to
count up to I 000 000 (microseconds in a second). To implement such a counter with
enough precision, and to read its value through an 8-bit data bus, the counter value must
consist of three bytes. Thus, a counter with maximum value of 224 is used, although a
value of 220 would be sufficient (but not as easily read). As with the RTC, the counter
is implemented using EPLD [47] technology.
• The counter can provide the microsecond count when a trigger signal, Trigger IN, is
received. This signal opens the output latch of the counter so the value may be read. A
micro controller interrupt signal is generated to alert the system microcontroller that a
trigger has been received, and that data must now be downloaded and stored ..
• The counter clock (lMHz) is synchronised by a highly accurate (±500ns) pulse from the
GPS receiver, the IPPS (section 3.4.3).
• To generate a trigger signal on a microsecond scale, another comparator is
implemented. This comparator compares the actual microsecond count with a pre-
programmed value and when HMSEqual (section 4.4) is asserted and the microsecond
count corresponds with the pre-programmed value, a trigger signal is generated. Details
on this comparator can be found in section 5.4.
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5.2 Block Diagram
Figure 5-1 shows a functional block diagram of the counter system and comparator. The
address decoder is identical to that in section 4.2.1, except for a few differences. Apart from
data latch select lines, this address decoder drives indicator LEDs and control signals of the
FIFO memory. The external read signal RD VME is also connected here. External hardware
reads FIFO data by asserting this line. These components will be discussed later in this
chapter. The comparator is presented in section 5.4 and is programmed in exactly the same
manner as in 4.4. When HMSEqual is asserted and the microsecond count is equal to a pre-
programmed value, a microsecond-long pulse Trigger OUT is generated. This signal is used
in data acquisition applications.
Trigger OUT
Figure 5-1 Microsecond Counter System and Comparator overview
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5.3 Counter System Block
The counter system consists of the following components:
• The programmable clock signal-prescaler:
This component scales the clock signal obtained from the system hardware crystal
oscillator package to a IMHz signal, which serves as a clock signal for the 24-bit
counter. See section 5.3.3.
• IPPS conditioning:
IPPS conditioning ensures that the counter is only reset on the rising edge of IPPS.
LPM_ Counter functions (section 4.3.1) are used in the implementation of the
Microsecond Counter. IPPS resets the LPM_Counter functions. IPPS signal length
(200ms) is more than one clock pulse width (Ius) and that would keep the counters
reset for 200ms which this is not desirable, as the counter needs to keep on counting
microseconds even though IPPS is still in high-state. See section 5.3.2.
• The 24-bit counter:
This component counts every clock pulse of the 1MHz signal mentioned above. On top
of every second (signalled by IPPS) this counter is reset. If sufficient accuracy is
obtained, the maximum count of this counter should reach 999 999 before being reset
by IPPS. This count value is read as three bytes (a 20-bit counter would be sufficient,
but 20 bits are not easily divided into bytes). See section 5.3.4.
• Trigger signal conditioning:
Trigger signal conditioning ensures that if Trigger IN is longer than one microsecond,
the value of only the microsecond count at the rise of Trigger IN is returned. When
Trigger IN is received, an interrupt signal for the system microcontroller must be
generated. This interrupt signal should stay high until the system microcontroller has
finished reading and storing time information. No interrupts should be generated until
this task is finished. See section 5.3.5.
• Counter Output latches:
The output latches are selected via the address decoder, ensuring that every byte of the
three-byte counter value can be output sequentially on the system data bus. See section
5.3.6.
Figure 5-2 shows the above components in block diagram form.
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Figure 5-2 Counter System block diagram
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5.3.1 System Clock
Before any more design details are discussed, a few comments on the system clock are
required. A 20MHz crystal oscillator package is used as a clock signal for the EPLDs. This
oscillator is a package that generates a clock pulse at the rated frequency when a 5V supply
voltage is applied. Chapter 2 (section 2.6.2) concluded that an oven-controlled oscillator
package is the optimum oscillator for this design. In the prototype development of this
project, a normal 100PPM oscillator package was used, because oven-controlled packages are
extremely expensive and have to be manufactured to user specifications and ordered in bulk
quantities.
5.3.2 1PPS Signal Conditioning
LPM_ Counter functions are used in this counter design. This function was discussed in
section 4.3.1. This function is a synchronous function, which means that every operation
performed must be synchronised with its input clock signal. IPPS is used to reset the
microsecond counter as well as the counter prescaler. As mentioned, IPPS is about 200 ms
long (section 3.4.3) which means that the counter will be reset for the entire duration of the
IPPS signal- which would be an error, and not desirable. In order to reset the LPM_ Counter
functions exactly on the rising edge of IPPS, and only for one system clock pulse length,
some signal conditioning on IPPS must be done. A Ei-type flip-flop (Table 4-1) is used to
create a signal that is essentially IPPS, but synchronised with the flip-flop input clock signal.
The Ir-type flip-flop clocks IPPS through on its own clock signal. A NOT-gate is used to
invert 1PPS and finally a NOR-gate is used to create a short reset signal for the counters.
Figure 5-3 shows the circuit used for conditioning IPPS.
I1PPS
NOR2
OUT
CLRN
DFF Q
Figure 5-3 IPPS conditioning circuit
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Signals IPPS and DFF_Q are NOR'd to obtain signal OUT, which is used to reset the
LPM_ Counter functions of the Clock Prescaler (section 5.3.3) and the 24-bit counter (section
5.3.4). IPPS conditioning guarantees that signal OUT is not longer than two clock pulse
widths, as can be seen in the simulation waveform in Figure 5-4.
ClK (20MHz)
1PPS(1Hz)
1PPS
D F F_ Q 1-I---tJ--'
OUT
Figure 5-4 IPPS conditioning simulation
Complete Altera® MAX+PLUS® waveform simulations can be found in Appendix E.
5.3.3 Programmable Clock Prescaler
The 24-bit counter needs a clock signal of IMHz in order to increment the counter value for
every microsecond that passes. The on-board crystal oscillator package is, however, not
IMHz. This is because a faster clock speed is needed as a general clock for system operations
other than the Microsecond Counter. Thus there exists a need for a clock divider, or clock
prescaler, to divide the available clock signal so that a IMHz clock signal can be obtained. A
very simple state machine is used for this [44]. The machine needs to change its current state
from 0 to I, or vice versa, every x amount of clock pulses. For example, if a 6MHz clock is
available, and a IMHz clock signal is needed, the state machine needs to change states after 3
pulses of the 6MHz clock. Figure 5-5 presents this example, and shows clearly that for every
6 clocks, the state machine produces a state transition, which translates to a IMHz clock
signal.
ClK (6MHz)
OUT (1MHz) f---------il.___ ---f
Figure 5-5 State machine example
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The clock divider acts according to equation (5-1), where A is the number of clock cycles in
the high state, and B is the number of clock cycles in the low state.
1Output Clock = System Clock --
A+B
It should be noted that A = B because a clock signal with 50% duty cycle is needed. A is
(5-1)
therefore the clock divider or prescaler value, which assumes the value of SWDATA +1, for
reasons that will be discussed later. The state diagram for the state machine is shown in
Figure 5-6. The state machine will now be implemented.
Figure 5-6 State machine diagram
The above diagram shows a system that changes states only when X = 1, and it stays in the
same state when X = O. If X changes state every clock cycle, the system will spend 2 cycles
in state 1 (high), and two cycles in state 0 (low). If, for instance, X alternates state every two
clock cycles, the system will spend 4 cycles in each state.
When a XOR- gate is examined, it is noticed that if one input of the gate stays constant, and
the other input toggles between 0 and 1, the output also toggles between 0 and 1, which is the
desired operation. The state machine used here is an Altera® MAX+PLUS® function
LPM_DFF, which is a Ir-type flip-flop. The flip-flop clocks data through with every 0 to 1
transition of CLK. A XOR-gate truth table is presented in Table 5-1.
Table 5-1 XOR-gate truth table
X CLK XOR(X,CLK)
0 0 0
0 1 1
1 0 1
1 1 0
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The state machine and XOR-gate is shown in Figure 5-7.
CPM_)VA-UJE-; ~
lPM_SVAlUE= I
~~M_VYlgT_H::1.. I
LPM OFF
X XOR
)) dataj] OUTPUqD,~
~
elK
T
Figure 5-7 State machine circuit
All that remains to be done is to get X to change state when the desired amount of clock
cycles have passed, for example, in Figure 5-5, Xhas to change state every 3 clock cycles. A
LPM_ Counter is used to count every clock pulse and it asserts a Carry_Out signal when a
certain amount of clock pulses have passed. This counter counts down from a value
programmed via a DIP-switch and Carry_Out is asserted when zero is reached. Carry_Out is
fed back to SLoad, which loads the counter. Figure 5-8 presents the complete Counter
Pres caler circuit. Figure 5-8 shows the lPPS reset pulse (section 5.3.2) clearing the
LPM Counter and LPM DFF. It also shows the LPM Counter used to count down from a_ -
value defined by SWDATA with every clock pulse, when zero is reached, the LPM_Counter is
once again loaded with SWDATA. It should also be noted that the clock divide value is equal
to SWDATA +1 because counting stops at zero, the count on which Carry_Out is generated.
In this prototype design, a 20MHz clock was used - and to get a lMHz clock signal
(lMHzClk), the clock divider value must be 10, that is, SWDATA must be equal to 9.
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lPM-AVAL-UE-=- -- -- ---
).pM - DlRECTION"'OOWN'
~PM=MOOULUS=
LPM SVALUE ..
)J>_.. ~I'I'!'_T~~~ _
- sload ):PM_AVALUë; ~~M_SVALUE:Z :
__~_Yf19Jti: j_1
LPM OFF
SWDATA[3 ..01 dataO
ClK cout Carry Out (X) XOR (D)(Q) JJ dataj] qO 1MHzCLK
Conditioned selr
1PPS
- selr
LPM COUNTER
Figure 5-8 Clock Prescaler circuit
Figure 5-9 presents clock prescaler simulation waveforms. Complete Altera® MAX+PLUS®
simulation waveforms can be found in Appendix E).
Clk (20MHz)
SWDatan~-r __ ~~ ~~ M-~~
Carry Out (sload)
1MHzClk
Figure 5-9 Clock Pres caler simulation
When the conditioned lPPS reset signal (section 5.3.2) is added to the above simulation, the
results are as shown in Figure 5-10. The prescaler is loaded (via SLoad) with SWDATA when
the IPPS reset signal is applied.
Clk (20MHz)
1PPS (Reset) II-+--+--_~
SWData ~'----'~T-----~~~------~'-'---------~
Carry Out (sload)
1MHzClk
Figure 5-10 Clock Pres caler lPPS reset simulation
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At this point it is important to be certain that IMHzClk indeed has a frequency of IMHz.
Although it is an internal signal, IMHzClk was routed to an output pin, and captured with a
storage oscilloscope. The waveform obtained has a period of 1us, which translates to a
frequency of IMHz. Figure 5-11 presents this waveform.
3 ---------------.--.-----------..-....----------.-.-----.-----------------.. --.-..------.-------------....-.---
Q)
~ 2 --------------- -------.---.-... -.-.---------- --------------------------.---- ---------.----- --------------- ---------------
::!::o>
1 ----- -.-.. ---------- ----------.-... -- ----- ------ ------ ------ ----- -.- - ----- ---.-----------
-1
O.OE+OO 5.0E-07 1.0E-06 1.5E-06 2.0E-06 2.5E-06 3.0E-06 3.5E-06 4.0E-06
Time [5]
Figure 5-111MHzClk oscilloscope measurement
5.3.4 24-bit Counter
After the signal conditioning and clock prescaling has been done, the microsecond value
needs to be obtained. A IMHz clock signal is now available and another LPM_ Counter is
implemented. As mentioned, this counter has to count up to a minimum value of 1 000 000,
which would be a 20-bit value. The system data bus is 8-bits wide, and therefore a 24-bit
counter is used so that the microsecond count can be easily read as three bytes. The
LPM Counter function was discussed in 4.3.1. Figure 5-12 shows the configuration of
LPM_ Counter for the 24-bit counter application.
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Lpri AV.A:LUE=- - ~
)._PM=DIRECTION=:
lPM MODULUS= ,
LPM-SVALUE= :
t~~~~I~!~~~4__:
LPM COUNTER
1MHzCLK....;..;..;..;..:....;.;;;;..;:...;;;.;_;..__-----l)
Conditioned 1 PPS
_:_re.=...s.=...e:....;t;,_:s'""'ig.....ln_: :a:.;c. -l selr
q[] COUNT VAL123 ..0]
Figure 5-12 24-bit Microsecond Counter
Before it is discussed how the microsecond value will be placed on the 8-bit data bus, the
handling of Trigger IN has to be discussed, as this will have an effect on how the microsecond
output latch will function, as shown in Figure 5-2.
5.3.5 Trigger Signal Conditioning
When the system receives an incoming trigger signal, the following must be kept in mind:
• Trigger IN is a signal that will be received from external data acquisition hardware, so it
is necessary to condition Trigger IN signal length. This conditioned trigger signal is
called Sync Trig. The signal length is crucial in the sense that if the signal is wider than
l us, the data latch providing the microsecond count to the 8-bit system data bus must
present the microsecond count corresponding to the rising edge of Trigger IN, not of the
count corresponding to the falling edge.
• When Trigger IN is received, the system microcontroller has to be notified that data
transfer and storage may begin. For this purpose, a signal IntRequest is created. This
signal needs to be long enough so that the microcontroller does not miss the interrupt
signal. The system microcontroller is discussed in chapter 6.
• The system must not accept Trigger IN signals that appear when the system is busy with
data transfer and storage. When the microcontroller receives a trigger interrupt, a signal
/Ready is asserted and that ensures that no triggers will be accepted during that time.
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5.3.5.1 Signal Sync'Irig
As mentioned earlier, it is important that the microsecond count corresponding to the rising
edge of Trigger IN is obtained. If Trigger IN is received in the 'middle' of a microsecond and
it stays high over the transition from one microsecond to another, some difficulties arise. This
problem is overcome by assuring that Trigger IN is conditioned in such a way that it is not
longer than a system clock pulse, i.e. 62,5ns. This process was implemented in Altera®
MAX+PLUS® VHDL. Figure 5-13 shows a flow diagram of program TrigProcess. The
VHDL program can be found in Appendix E.
SyncTrig = 1
WaitTrig = 0
(1,1) (1,0)
Figure 5-13 TrigProcess program flow diagram
elk (20MHz)
Trigger IN 1----1
Sync Trig I--_~
WaitTrig (Internal)
Figure 5-14 TrigProcess operation simulation
5.3.5.2 SignalIntRequest
The same difficulties as with Sync'Irig arise when signalIntRequest is created. As will be
discussed in chapter 6, signalIntRequest needs to be a certain length in order to be a sufficient
microcontroller interrupt signal. The is done as follows: signal SyncTrig is connected to a
monostable multivibrator. IntRequest (output of the monostablo multivibrator) goes high until
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the multivibrator is reset. The reset signal is generated by the Carry_Out signal of an Altera®
MAX+PLUS® LPM_Counter function. Sync'Irig loads the counter with a binary value of
1111 and the counter thus counts 15 clock pulses and generates a Carry_Out signal, which
resets the monostabie multivibrator. In this way a sufficient microcontroller interrupt request
signal, which is 15 clock pulses wide, is generated. Figure 5-15 shows a D-type flip-flop
configured as a monostable multivibrator and Figure 5-16 presents the circuit for generating
signalIntRequest, including the block TrigProcess discussed in the previous section.
Trigger
Triggered
CLRN
Reset
Figure 5-15 MonostabIe Multivibrator circuit
Trlqcert.encth = 15 tP,.(MOOULUS: I
PM_SVALUE.
r.-P~_W...!_OT~ 4___ I
TRIGGER TRIGPRQCESS 1M' LPM COUNTER
ClK T..rQQ." SvnoTdg rI~c'" r-- sJoad
IREADY
'--- datal!
CarryOut ~ monostabie IntRequest
ccut Fl ••• t Tdgg.".d _I
T,.lgg."
SYNCTRIG
Figure 5-16 IntRequest generation circuit
Figure 5-17 is a simulation of this circuit and shows Trigger IN as a wide signal. Sync'Irig is
a one clock pulse length trigger signal - this signal will be connected to the microsecond
count output latch that will make the microsecond count available on the 8-bit data bus
(section 5.3.6). Sync'Irig generates a 15 clock-cycle-length signalIntRequest to notify the
system microcontroller of the received trigger. Once the microcontroller receives the
interrupt request, signal/Ready is asserted. If another trigger signal arrives before the
microcontroller has performed all the needed operations, i.e. /Ready is still asserted, that
particular trigger signal is ignored.
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elk (20MHz)
Trigger IN f----+J
SyncTrig f--_......J
/Ready (I) f--_~,---------/~__J
IntRequest
Figure 5-17 Trigger IN signal conditioning operation
5.3.6 Counter Output Latch
The 24-bit counter has a real-time output of the microsecond count. When Trigger IN arrives,
signal Sync'Irig enables a latch-configured D-type flip-flop. This latch makes the applicable
microsecond count available to be output by a separate data latch (section 4.2.3) on the 8-bit
system data bus. Figure 5-18 shows the LPM_DFF function and Figure 5-19 shows operation
of the counter output latch.
I-PM_AVAWE=-'
LPM SVALUE= I
lPM=WIDTH=2£
LPM OFF
GOUNT VAU23 ..01 datal] GOUNT OUTf23 ..01q[lGlK t>SYNGTRIG enable
Figure 5-18 LPM_DFF function used as a latch
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Clk (1MHz)
Trigger IN I-+-_~
Sync Trig H---4-I ~----+----+--f---+---4--~------I 4--\---4------+----+-
Count_ Value
Count_ Out 1---------"'--------=:...;".:,,:..::..;__------------'I\...._------------------1---1
Figure 5-19 Counter output latch operation
5.3.7 Data Bus Output Latches
The 24-bit counter value is very easily broken up into three bytes, as can be seen in Figure
5-20. The address decoder selects the appropriate latch and so the high, middle and low bytes
of the microsecond count is output on the system data bus.
t.._istatebus
Enoble OutBuS[7 .0]
DATA 7..0
tr'istotebus
Enable OutElus[7 .OJ
DATA 7..0
Elusln[7 .. 0]
SELECT LOVV OUT r;~::~t~..-i~s~ta~te~b~u~s~~~l-------------~D~A~T!A~7~.J.O~-=C-=O'"""U7.N'"7.T=-O=-:-'U'""T=7=".-=.O~;__----l E" 0 b' e 0 u tB u s [7. 0]
Busln(7 ..0]
Figure 5-20 High, middle and low microsecond count bytes connected to data bus
Figure 5-21 presents a final simulation of the microsecond counter operation.
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Trigger IN 2 -'_lgnoredTrigger L...-.._--I
~-~i. r------------------,fReady System Busy (reading and manipulating data) L...-----i
fRD
Address Bus ~_xx_--I-..J '-+-~..J '-'-f--..J'-....:.....r---------------t
Data Bus t--_xx_~_...J '-':"';_;_:_':"';_;_:_..J- _.J \..._...;.;10;.:.O.:...,:11...:....11:,:_O ---i
Count_Out(B) I---~-'~'---:..:..::.:...:....l..:.:,;.:.:::..£..,;.=:..:..:.....:...:....:.=~..::..:...;-;,~-------___i
Count_Value(B)
Figure 5-21 Microsecond Counter operation
5.4 Microsecond Counter Comparator
The microsecond counter comparator operates in exactly the same way as the RTC
Comparator (discussed in section 4.4). The function of the microsecond comparator is to
compare a pre-programmed value for the microsecond count with the current microsecond
count. When these two values are the same, and when HMSEqual is asserted (hours, minutes
and seconds are equal to a pre-programmed time), a trigger signal Trigger OUT is generated.
This signal is l us wide. Figure 5-22 shows the overview block diagram.
Latch Select Lines Microsecond Count
Trigger OUT
Figure 5-22 Microsecond Counter Comparator system block diagram
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The comparator is programmed in the same way as the RTC comparator (discussed in chapter
4). The address decoder selects the appropriate input latch and the corresponding value for
microsecond high, middle and low bytes are programmed into the comparator. The input
latches were discussed in section 4.2.2, and will not be discussed here. The comparator is
implemented using LPM_ Compare functions, as in the RTC comparator (section 4.4.2).
Figure 5-23 shows the detail microsecond comparator block diagram.
Microsecond Count
t
Trigger OUT
HMSEqual
Figure 5-23 Microsecond Counter Comparator detail block diagram
Figure 5-24 shows the most important simulation waveforms. Appendix E gives complete
Altera® MAX +PL US® simulations.
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elk (1MHz)
Count_Value
HMSEqual
Trigger OUT
Figure 5-24 Microsecond Comparator programmed to generate a trigger on the 34532Sth
microsecond (HMSEqual is asserted)
5.5 Address Decoder
As mentioned earlier, the microsecond counter address decoder works in exactly the same
way as the RTC address decoder, except for the latch addresses, and a couple of other
changes, which will be discussed here.
5.5.1 Indicator LEDs
There are four indicator LEDs used in the system. They are:
• GPSReady:
This indicator LED lights when communication with the GPS receiver has been
established, and no errors occurred.
• IPPS:
This indicator LED lights with everyone pulse per second received from the GPS
recerver,
• System Ready:
This indicator LED lights when the system is ready. It switches off when the system is
busy with operations like sending and receiving data from a PC or the GPS receiver, or
when a trigger signal is received.
• Trigger:
This indicator will light when a trigger signal (Trigger IN) is received.
Every indicator LED has a unique address, and the LEDs are switched on and off by writing
to their individual addresses. The LED ON addresses switch a monostabIe multivibrator
(section 5.3.5.2) on and the LED_OFF addresses reset the monostabie multivibrator. In order
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not to draw too much current from the microsecond counter EPLD, the LEDs are switched on
via a MOSFET1 transistor. Complete schematic diagrams may be found in Appendix 1.
5.5.2 FIFO Memory Control Signals
Section 5.6 will discuss the FIFO memory III detail. It is important however that the
addressing of the control signals be discussed here. The FIFO memory has three control
signals, namely IRD, IWR and IRS. They are read, write and reset signals. Every signal has
its unique address and are asserted by writing the corresponding address on the address bus
and then asserting the micro controller IRD or IWR signals. These control signals are active
low, and thus need to go low for a read, write or reset operation to carried out.
5.6 FIFO Memory Operation
As mentioned in chapter 2, the FIF02 memory is used as storage for received trigger time-
stamp information. The information may be read with compatible external hardware. Figure
5-25 shows how the FIFO memory is implemented.
Figure 5-25 FIFO memory implementation
The external 8-bit data bus and signal RD VME is connected to the external system interface
control bus, as can be seen in Figure 2-9. The FIFO memory can be cleared by asserting IRS
1 Metal Oxide Semiconductor Field Effect Transistor
2 First In, First Out
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and memory can also be cleared by reading all data contained in the FIFO memory. Detail on
the FIFO memory operation follows.
5.6.1 FIFO Detail
The FIFO chosen for this application is the IDT 7201 [45]. It has 512 bytes of storage space
and two separate data buses, one for data input and one for data output. Figure 5-26 shows a
functional block diagram. The block diagram shows these signals of importance:
• lW:
Write data into the FIFO memory.
• IR:
Read data from the FIFO memory.
• IRS:
Reset, and thus clear, the FIFO memory.
• IX!, IXO or IHF:
Expansion input and output is used when FIFO memories are cascaded. IHF is a signal
that is asserted when the memory is half-full. These signals are not used in this
application.
• lEF and IFF:
Empty and Full flags. These signals are asserted when the FIFO is empty or full,
respectively. No write operations are allowed when the memory is full, and no read
operations are allowed when memory is empty.
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w
DATA INPUTS
(00)
•••RAM
ARRAY
256 x9
512 x 9
1,024 x 9••
THREE-
STATE
BUFFERS
DATA OUTPUTSoe-os
XI-----I XO/HF 2679 drw 01
Figure 5-26 FIFO memory functional block diagram [45J
For more detail on the FIFO memory, consult the manufacturer datasheet [45]. The software
procedures for controlling the FIFO memory in this system will be presented in chapter 6.
5.6.2 Reset Operation
Reset is accomplished whenever IRS is taken to low state. During reset, both internal read
and write pointers are set to first location. A reset is required after power up before a write
operation can take place. Both IR and lW signals must be in high state during reset operation,
as shown in Figure 5-27. All timing contraints shown in Figure 5-27, Figure 5-28, Figure
5-29 and Figure 5-30 are adhered to. The timing values shown can be found in references
[45].
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w
1+--------- tRSC----------~
HF, FF 2679 drw 04
NOTES:
1. EF, Fr, HF may change status during Reset, but flags will be valid at tRSC.
2. ijj and R = VIH around the rising edge of RS.
Figure 5-27 FIFO reset operation timing diagram [45]
5.6.3 Write Operation
A write cycle is initiated on the falling edge of lW and if the Full Flag IFF is not set. To
prevent data overflow, the Full Flag IFF will go low, inhibiting further write operations.
When the FIFO is full, IFF will ensure that all subsequent write operations are blocked and
thus ignored. Figure 5-28 shows FIFO write and read operations [45].
Qo-Qe
twew !WCr tw"''---__ /
E tDS::LtDH:J--------1 DATA IN VALID J-----« DATA IN VALID )~--------_ _. . 2679drw05Do-De
Figure 5-28 FIFO asynchronous write and read operations [45]
5.6.4 Read Operation
A read cycle is initiated on the falling edge of IR provided the Empty Flag lEF is not set.
Data is accessed on a First-In, First-Out basis, independent of any ongoing write operations.
After IR goes high, the data output bus will return to high-impedance condition until the next
read operation. When all data has been read from the FIFO, the Empty Flag lEF will go low,
thus inhibiting further read operations with the data outputs remaining in the high impedance
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state. Once a valid write operation has been completed, lEF will go high and a read operation
may once again begin. Figure 5-28 shows FIFO write and read operations [45]. Figure 5-29
and Figure 5-30 shows Full Flag (IFF) and Empty Flag (lEF) operation respectively.
LAST WRITE IGNORED FIRST READ ADDITIONAL FIRST
WRITE READS WRITE
\ I-'--
1\ J
rLI~l--~
~tWFF ,,- tRFF
\
-'r
1\FF
Figure 5-29 FIFO full flag Operation [45]
FIRSTWRITELAST READ IGNORED
READ
ADDITIONAL FIRST READ
~ +--. WRITESr-t _
W
DATA OUT-+----<
Figure 5-30 FIFO empty flag Operation [45]
5.7 Conclusion
In this chapter the Microsecond Counter and Comparator were discussed. The Microsecond
Counter is used to count IMHz clock pulses in order to obtain a microsecond count. This
count is reset every second by the GPS receiver IPPS. The Microsecond Counter
Comparator is used to compare a pre-programmed value for the microsecond count with the
actual microsecond count and, when they are equal, generate a Ills-wide Trigger OUT signal
if HMSEqual from the RTC Comparator is asserted. The Trigger OUT signal will be used to
start pre-programmed data acquisition runs for analysis of a power system.
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Chapter 6
System Microcontroller
6.1 Introduction
The system microcontroller's function is to facilitate data transfer between different system
blocks shown in Figure 2-9. The GPS receiver, host computer commands, RTC, Microsecond
Counter and FIFO memory need to be controlled effectively and efficiently.
An Atmel ATmega161L microcontroller was chosen for this application [46], although an
AT90s8515 was used in an earlier prototype. The AT90s851 5 proved to be inadequate for this
application because two DARTl peripherals are required and because of insufficient program
code memory space. The most notable feature of the ATmega161L is that it has two
programmable serial DARTs, for communicating with a personal computer and the GPS
receiver. More details on the ATmega161L can be found in references [46]. Figure 6-1 is a
schematic diagram of the micro controller showing pin connections of the data, address and
control buses.
U7
IEFfTO
1 PB0 OC01T0~ PA0 AD0 39
PM
IfF'FFO 38 PAl
GPSTX 2 PBl OC21T1 PAl ADl 37 PA2
GPSRX ~ PB2 RXD1/A1N0) PA2 AD2 36 PA3
SETRTC 5 PB3 TXD1/A1Nl) PA3 AD3 35 PM
11051 PB4 SS) PA4 AD4 34 PAS
11150 ~ PBS MOSI~ PAS ADS 33 PM
SCK 8 PBS MISO PA6 AD6 32 PA7P87 SCK) PA7 AD7
PeRX 10
PD0ffiD0) PC7 AlS
28 Pe7
PCTX 11 27 PeG
PPS 12 POl 00) PC6 A14 26 PC5
INTREQUEST 13 PD2 INT0~ PCS A13 25 PC4
14 PD31NTl PC4 A12 24 PC3
IREAIlY 15 PD4 PC3 All 23 Pe2
IWR 16 PDSIAlTOSC2)PC2 A10 22 Pel
/RD 17 POS WR PC1~A9 21 peaPD7 RD PC0 AB
RESET 9 RESET PE0(1CP/INT2~
31
XTA1..2 18 30
XTALI 19 XTAL.2 PEl (ALE 29XTAL.l PE2(OC18
S_ATt.lE~181
Figure 6-1 Microcontroller diagram
1 Universal Asynchronous Receiver Transmitter
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Figure 6-2 is a block diagram of the microcontrolIer that shows peripherals and different
buses.
Figure 6-2 Microcontroller functional block diagram
There are three main components of Figure 6-2. They are communications, internal buses
namely address, data and control buses, and the CPU running the hardware system control
program. Port A is the data bus, Port C is the address bus and Port Band D are the control
and communication buses respectively. Figure 6-1 shows some familiar control signals,
namely SetRTC, PPS, IntRequest, /RD, /WR and /Ready. Pins 3 and 4 are connected to the
GPS communication lines, and Pins 10 and 11 are connected to a PC RS232 port via a
MAXIM Max232CPE chip. For complete schematic diagrams, consult Appendix I.
Table 6-1 summarises the features of the embedded microcontroller system control program.
Table 6-1 System control program features
Feature Description Comment
Communication with GPS Send initialisation routines, Data received from GPS
receiver read and store time recei ver is stored in a
information in RTC software data buffer and
processed
Communication with PC Receive and process System responds to
commands from the PC commands by sending, _L__]_ __]_ ,
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control program (chapter 7) requested data to the PC
Process received trigger data Timestamp of Trigger IN Trigger data is stored in
signal is stored for software data buffer and
downloading and processing FIFO memory
Set RTC and Microsecond Read 'generate trigger at "Generate trigger at" -time
Comparators to generate hh.mm.ss.us'<time from PC is stored in software data
Trigger aUT at a pre- and store in comparators buffer for transmitting to
programmed time PC when requested
Report system status Transmit GPS Time, RTC- Calculate RTC error by
time and error, triggers subtracting RTC time from
received and triggers actual GPS time.
generated for display in PC
control program
6.2 System Control Program High-Level Discussion
A list of features were presented in Table 6-1. These features are implemented in the system
control program. Figure 6-3 shows a high-level flow diagram of this program. When the
system starts up, initialisation procedures are executed. These initialisation procedures
include setup of the GPS receiver, reading time information from it and programming the
RTC with the correct time. The program then enters an "endless-loop". This is a safe place
where interrupts can execute their service routines. There are three main interrupt events that
may occur:
• IPPS Interrupt:
Every IPPS signal generates an interrupt. The interrupt service routine sets the RTC
with the correct time once every hour. This is a precautionary measure in the unlikely
event that the RTC time should be incorrect.
• PC Command Interrupt:
The system can be connected to a PC for downloading and control purposes (chapter 7).
When the PC sends a command, an interrupt is generated. The interrupt service routine
identifies which command has been received and acts accordingly.
• Trigger Received:
When a trigger signal, Trigger IN, is received, an interrupt is generated. The interrupt
service routine reads time information, i.e. date, hours, minutes, seconds and
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microseconds, of the trigger signal from the RTC and Microsecond Counter. The
trigger signal is numbered and stored in a software data buffer (section 6.5.3) for later
retrieval by the PC control program.
Initialisation
Procedures
GPS Receiver
Setup
~ 1_- ~
1 1 1
1 1 1
1PPS Interrupt
I
PC Command
Interrupt
Trigger
Received
Interrupt
Figure 6-3 System Control Program high-level flow diagram
6.3 Data Write and Read Routines
The address decoder and latch operation was discussed in chapter 4. The specific data input
or output register address is written to the address bus, data is written to the data bus and /WR
is asserted in order to send data to the correct register. For a read operation the process is as
follows: the address of the register to be read is written to the address bus, /RD is asserted and
the data bus is read after a short time is given to the data register for the data to be output on
the data bus. It should also be noted that the data write routine must configure the data bus
port as an output, and that the data read routine must configure the data bus port as an input.
The data bus should also be released, i.e. put into high impedance mode, after any operation,
in order to avoid data bus contention. Figure 6-4 and Figure 6-5 describes the data write and
read procedures respectively. A full list of data register addresses can be found in Appendix
C.1.
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Set Port A Data
Direction
Register to
OUTPUT
Direction
Register to
INPUT (High
Impedance)
Write Data to
PortA
Get data from
Data bus
Set Port A to
High
Impedance
Figure 6-4 Procedure WriteData Figure 6-5 Procedure ReadData
6.4 Initialisation Procedures
When the system powers up, some initialisations need to be done in order to configure
different microcontroller subsystems, like UARTs, IlO ports, software data buffers and
variable initialisation. These initialisation procedures are now discussed.
6.4.1 Microcontroller I/O Port Setup
The ATmega161L has five IlO ports [46] which can be configured as outputs or inputs by
writing to the applicable Data Direction Registers (DDRs) [46]. Detail about this procedure
can be found in reference [46] and in Appendix G. Table 6-2 shows how every IlO port is
configured.
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Table 6-2 Port Initialisation values
Port Initialise Value Comments
Port A - Data bus Configured as input when Data write procedure
data is read and configured configures Port A as output,
as output when data is and data read procedure
written. Initial value is configures Port A as input.
high-impedance to avoid bus
contention.
Port B - Control bus Control signals: lEF and IFF Port B2 and B3 are GPS
(FIFO control signals) are UART pins - setting of the
input signals and SetRTC is data direction registers have
an output signal. no effect.
Port C - Address bus Port configured as output, Addresses of data registers
data register addresses are are written to address
written to this bus. decoders
Port D - Control bus Inputs: PPSlnterrupt, Control signals that control
IntRequest. Outputs: the RTC and Microsecond
IReady, IRD and IWR. Counter EPLDs
Port E - Test Indicator Set as outputs that are These LEDs are for testing
LEDs connected to indicator purposes and are not the
LEDs. same as system indicator
LEDs (section 5.5.1)
6.4.2 Variable Initialisation
Every procedure in the system control program uses different types of variables for data
storage, loop counting and temporary storage. Each of these variables need to be initialised to
a certain value at system start-up by either the procedure that uses the variable or the start-up
routine.
6.4.3 DART Setup
As mentioned earlier, the UART is a hardware peripheral that facilitates communication to
and from the GPS receiver and PC. The Atmel ATmega161L has two programmable serial
UARTs. The UART functional block diagram can be found in reference [46]. Table 6-3
shows the UART configuration at system start-up.
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Table 6-3 DART configuration
UART Connected to Direction Data Rate Comments
DARTO Personal Receive and 9600 bps! Connected via MAX2 32
Computer Transmit RS232 TTL-to-RS232
converter
DART! GPS Receiver Receive and 9600 bps Connected directly to
Transmit GPS receiver (normal
TTL levels.')
6.5 Communication Routines
As mentioned in the previous section, two programmable DARTs are used to facilitate
communication to and from the GPS receiver and a PC. Details of the UARTs and the
software routines that control them are now discussed.
6.5.1 UART Control Registers
The DARTs are controlled by setting or clearing certain bits in their respective control
registers (UCSRx). The DARTs are identical and operate in the same way. There are two
control registers, namely UCSRxA and UCSRxB where x is 0 or 1, depending on which UART
is controlled. The control registers for UARTO are shown in Figure 6-6 and Figure 6-7 [46].
Bits that will be used to control the UARTs in this system are the following:
• RXENx:
Setting of this bit enables the UART receiver
• TXENx:
Setting of this bit enables the UART transmitter
• RXCIEx:
Setting of this bit (in conjunction with global interrupt enable [46]) enables the receive
complete interrupt. This means that an interrupt will be generated once a complete byte
1 bits per second
2 av to 5V
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is received by the UART. The interrupt service routines (PC_RxInt and GPS_RxInt)
will be discussed in section 6.5.5.2.
• UDRIEx:
Setting of this bit enables the 'UART data register empty' -interrupt. When there is no
data present in the UART data register (UDR), an interrupt is generated. The interrupt
service routine (PC_UDREmptyInt) will be discussed in section 6.5.6.2.
Bit 7 6 5 4 3
SOB ($2B) RXCO TXCO UDREO FEO ORO
Read/Write R RIW R R R
Initial Value 0 0 0 0
2 o
U2XO MPCMO I UCSROA~~----~~----~--'_~--_'--~--~~R--~~RNV~~--R~NV~~
000
Figure 6-6 UARTO control register A [46]
Bit 7 6 5 4 3 2 0
SOA ($2A) I RXCIEO TXCIEO I UDRIEO RXENO TXENO CHR90 RXB80 TXB80 UCSROB
Read/Write RlW RNV RlW RlW R/W RlW R RIW
Initial Value 0 0 0 0 0 0 0
Figure 6-7 UARTO control register B [46]
For more detail on the operation of the UART, consult references [46].
6.5.2 Timer/Counterl
When data is received from the GPS receiver or a PC, it is not known how many bytes will be
received. It is assumed that a complete message has been received when the RS232 receive
procedure times out after receiving the last data byte. A timer is used for this time out
routine. The time out count register is loaded with a pre-determined value and it counts down
from this value. The value ensures that the counter will take approximately 2 byte lengths to
count from the pre-determined value to zero. The time out count register is reloaded with this
value every time a byte is received. When a byte is not received, the counter will be allowed
to count down to zero without being reset and an overflow flag (TOVl) will be set. For GPS
receiver data reception, this flag is polled. When it is set, a complete message was received
from the GPS receiver. For PC data reception, this flag generates an interrupt when TOIEI
has been set to enable this interrupt. The interrupt service routine will then perform tasks on
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the received message as well as disabling the timer/counter interrupt until it is needed again
for data reception. Figure 6-8 presents this operation.
Byte Received
Timer counter
register
decrease
NO
Complete
Message
Received
Figure 6-8 Message received timeout procedure
The ATmega161 provides three general purpose Timer/Counters, namely two 8-bit and one
16-bit Timer/Counter. Detail on Timer/Counter 1 can be found in reference [46].
6.5.3 Software Data Buffer
Data received from either PC or GPS receiver must be stored on-board for subsequent
processing. A software data buffer is used for this purpose. This buffer is as an array of bytes
that store all received bytes. Figure 6-9 and Figure 6-10 show write and read operation of the
software data buffer. Software data buffer head and tail pointers are initialised to 1. When
data is put into the buffer, the head pointer increments as data fills the buffer. When data is
read, the tail pointer increments until it reaches the head pointer which means that all data has
been read. These buffers have a pre-defined size and when number of bytes received exceeds
the buffer length, the buffer is cleared and data is written from the beginning of the buffer. It
is important to ensure that the buffer size is adequate.
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Buffer Head Pointer" 1
-_.__ -.
Buffer Head Pointer" 2
-->
Buffer Head Pointer" 3
_._ ...._-- ...
Buffer Head Pointer" 4
---$0
Buffer Head Pointer = 5
----lI>
Buffer Head Pointer = 6
-_._ .. -...
Buffer Head Pointer" 7
----lI>
Buffer Head Pointer = 8
..._ ..__ .- ...
Buffer Head Pointer = 9
-----lI>
Data
Data
Data
Data
Data
Data
Data
Data
Data
~
Buffer Tail Pointer = 1
~
Buffer Head Pointer = i
----_ ....
Buffer Head Pointer = 2
---fj>
Buffer Head Pointer" 3_._ ..__ ._ ...
Buffer Head Pointer" 4-- ....
Buffer Head Pointer = 5
----lI>
Buffer Head Pointer = 6
---- ..- ..--f;>
Buffer Head Pointer" 7
---fj>
Buffer Head Pointer = 8. _..__.>-
Buffer Head Pointer = 9
-----lI>
Data ..
Data
Data ..
Data
Data
Data
Data
Data
Data
..-
~
Buffer Tail Pointer" i
Buffer Tail Pointer = 2
~
Buffer Tail Pointer" 3
Buffer Tail Pointer 0:: <1.,.__
Buffer Tail Pointer 0:: 5.,.__
Buffer Tail Pointer" 6.,.__
Buffer Tail Pointer" 7
~
Buffer Tail Pointer = 8.,.__
Buffer Tail Pointer = 9
~
Figure 6-9 Software data buffer write Figure 6-10 Software data buffer read
When a procedure needs to determine if data is present in the data buffer, the head and tail
pointers can be compared. If they are equal, all data has been read and no new data is present
in the buffer. The buffer may be cleared by setting the head and tail pointers equal to zero.
6.5.4 Communication Error Checking
When data is transmitted or received from the GPS receiver or PC, errors in communication
can occur, especially if long communication cables are used. For this reason, two different
methods of communication error checking are implemented, namely the XOR-checksum
method used for GPS receiver and CRC-16 error checking used for the PC communication.
6.5.4.1 GPS Receiver Communication Error Checking
Section 3.5.1.1 described the GPS receiver communication message. The byte before
<CR><LF> is a checksum byte which is the XOR of all the bytes in the message before the
checksum. A received message is written to a software data buffer (section 6.5.3). The buffer
head pointer will point to the last message byte received, which will be a <LF> character. It
is thus known that the checksum byte will be at position Buffer Head Pointer - 2. Figure 6-11
gives a graphical representation of this.
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@
@
Command
Command
Data
Data
Buffer Tail Pointer =
Buffer Head Pointer - 2
~
Buffer Head Pointer
-~... <LF>
<CR>
Figure 6-11 GPS message in software data buffer
The software data buffer is stepped through from the beginning byte, the XOR-checksum is
calculated byte-by-byte and it is compared with the received checksum byte. If the calculated
checksum is not equal to the received checksum byte, an invalid message was received. If
however, a correct checksum was received, a valid message was received. Figure Figure 6-12
describes this process.
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Invalid
Message
Received
85
Get Byte from
Software Buffer
Checksum =
Checksum XOR
Byte
NO
Head Pointer - 2?
Get Checksum
byte from
software buffer
NO
Valid Message
Received
Figure 6-12 GPS message validation procedure
6.5.4.2 Host Computer Communication Error Checking
CRC161 is a common 16-bit method for detecting errors in transmitted messages or stored
data. The CRC16 algorithm is a very powerful, but an easily implemented technique to
obtain data reliability [50]. Due to its many advantages, CRC-16 error checking is used for
detecting errors in PC communication messages.
Every byte in a data message is divided by a binary number called the polynomial. The rest
of the division is the CRC16 checksum, which is then appended to the transmitted message.
The receiver of the data divides the message, including the CRC16, by the same polynomial
the transmitter has used. If the result of the division is zero, it means that transmission was
successful. If the result is not zero, an error occurred during data transmission. Figure 6-13
I Cyclic Redundancy Check
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shows the CRC16 calculation routine. It is somewhat more complex than the simple
description given above, because of byte division that is not as easily implemented in
software routines.
Procedure
Ca/cCRC16
CRC16 = FFFF
Index = 1
Get Byte at position
[index] of software
data Buffer
CRCAND 1 = 1? NO
CRC = CRC shr 1
Inc(CRC_Counter)
CRC = CRC16 shr 1
CRC = CRC16 XOR A001
Figure 6-13 Procedure CalcCRC16
The 16-bit value CRC16, calculated in the above procedure, is split into two bytes and added
to the message to be transmitted. If this routine is applied on a message that was received, the
value of CRC16 should be zero if a valid message was received. For more detail on the CRC
algorithm and other implementations of it (CRC-CCITT and CRC-32), reference [50] may be
consulted.
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6.5.5 GPS Communication Operation
GPS receiver communication is started by sending a command, including parameters,
checksum and control characters to the GPS receiver. After the command has been sent, the
program waits for the GPS receiver to respond to the command. When the GPS receiver
replies with data, it is put into a software data buffer for processing. When the received
message is validated (section 6.5.4.1), applicable processing of the data is done. This
operation is shown in Figure 6-14.
Send GPS Command
(Procedure
Send Command)
NO
Command sent?
No Reply
Case COMMAND of:
@@Aa : StoreTime;
@@Ac : StoreDate;
GPS Comms Error
EXIT
Figure 6-14 GPS communication operation
Figure 6-14 shows the main communication procedures, namely procedure SendCommand,
procedure WaitForGPSReply, procedure ProcessMessagewhich validates GPS messages and
processes the received data, procedure Store'Iime and procedure StoreDate. The
communication validation part of procedure ProcessMessage has already been discussed in
section 6.5.4.1.
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6.5.5.1 Procedure SendCommand
The command to be sent is placed lil a variable called Command, before procedure
SendCommand is called. Procedure Send Command then shifts the command out to the
VART byte-by-byte. This is done by simply writing the byte to the VART Data Register
(UDR), waiting for UDR to empty and writing the next byte. After the whole command has
been sent, procedure WaitForGPSReply (section 6.5.5.4) is called. When a reply from the
GPS receiver has been received, procedure ProcessMessage is called to process the received
data. Figure 6-15 describes procedure SendCommand.
Figure 6-15 Procedure SendCommand
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Procedure StoreTime and StoreDate is called within procedure ProcessMessage depending on
whether time or date information has been requested from the GPS receiver. Next, procedure
GPS RxInt will be discussed. This procedure receives data from the GPS receiver.
6.5.5.2 Procedure GPS Rxlnt
When the RXCIEI bit is set, an interrupt will be generated when data is received from the
GPS receiver. When an interrupt is generated, interrupt service routine GPS_RxInt will be
called when the GPS receiver has sent data. Procedure GPS_RxInt functions as described by
Figure 6-16.
Procedure GPS_Rxlnf
Put data in buffer at
position [index)
NO
END
Figure 6-16 Procedure GPS_Rxlnt
Data is read directly from the UART1 data register (UDRI) and data is put into the software
data buffer (section 6.5.3). By using the serial communications time out in section 6.5.2, it
can be determined whether a complete GPS receiver data message has been received.
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6.5.5.3 Function BytelnGPSRxBuf
This function reads data from the software data buffer. The read data byte is returned in the
function name. This function automatically handles the tail pointer of the software data
buffer while data is read from it (section 6.5.3). Figure 6-17 describes this function.
NO Is there data in
software buffer?
Exit: No data in
software buffer
YES
Figure 6-17 Function BytelnGPSRxBuf
6.5.5.4 Procedure WaitForGPSReply
Procedure WaitForGPSReply enables the 'UARTl data received' -interrupt by setting the
RXCIEl-bit (section 6.5.1) in the UARTI control register. When data is received from the
GPS receiver it is put into the software data buffer. By using the Timer/Counter! overflow
flag (TOVl) as described in section 6.5.2, procedure WaitForGPSReply can determine when a
complete GPS received data message has been received (procedure GPS_Rxlnt, section
6.5.5.2). Figure 6-18 describes procedure WaitForGPSReply.
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Enable RXComplete
interrupt (RXCIE bit)
Waiting ... Wait for procedure
GPS_Rxlnt to receive
complete message
Figure 6-18 Procedure WaitForGPSReply
After a complete GPS receiver data message has been received, procedure ProcessMessage
can process the received data.
6.5.5.5 Procedure ProcessMessage
The function of procedure ProcessMessage is to validate the message received from the GPS
receiver, The detailed validation procedure was discussed in section 6.5.4.l. A case
statement decides what needs to be done with the received data based on what command was
sent to the GPS receiver. If time information was requested, procedure StoreIime will be
called. If date information was requested, procedure StoreDate is called. Figure 6-19 shows
procedure ProcessMessage.
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Procedure
ProcessMessage
Exit: GPS Error
YES
Time
received?
Date
Cal! Procedure
Figure 6-19 Procedure ProcessMessage
Procedures Store Time and StoreDate are now discussed.
6.5.5.6 Procedure StoreTime
A typical GPS receiver reply was shown in chapter 3. Procedure StoreTime sets the GPS data
receive buffer tail pointer to the beginning of the received time information. Data is stored in
the applicable registers by first reading it from the software data buffer using function
BytelnGPSRxBuf(section 6.5.5.3) and then storing it using procedure WriteData (section 6.3).
The data is read until all information has been processed. Procedure Store Time has a
parameter called DoStore that controls whether the time data is stored to the RTC (by
procedure WriteData) or transmitted to the PC control program. More on this parameter can
be found in section 6.6.3. Procedure Store Time is described by Figure 6-20.
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Set buffer tail pointer
to beginning of time
information
Read time data
(Function
BytelnGPSRxBu~
StoreToRTCDontStoreToRTC
Transmit
time data
to PC
Use procedure
WriteData to store
time in RTC
Figure 6-20 Procedure StoreTime
6.5.5.7 Procedure StoreDate
Procedure StoreTime functions the same way as procedure StoreTime, except that there is no
option DoStore. The software data buffer tail pointer is set to point at the beginning of date
data, and with the help of function BytelnGPSRxBuf data is stored in temporary variables for
use in trigger time stamping.
6.5.6 Host Computer Communication Operation
Communication with the host computer functions much in the same way as GPS receiver
communication. PC communication uses the software data buffer for transmission and
reception of data, whereas GPS receiver communication only uses this type of buffer for
reception of data. Another difference between PC and GPS receiver communication is that
transmission and reception of data are not at pre-determined times. Data can be received at
any time from the PC and the response must be immediate. It is also important to note that
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the system will never initiate communication with the PC control program. The PC control
program will always send a command on which the system must respond.
Data is transmitted by using the 'UARTO Data Register Empty'-interrupt (enabled by setting
bit UDRlEO in the UARTO control register) - when the UARTO Data Register (UDRO) is
empty and interrupt service routine ensures that data is read from the software data buffer
until all data has been transmitted.
PC data transmit and receive flow diagrams are presented by Figure 6-21 and Figure 6-22.
NO
Process/Store
Data
transmitted?
Figure 6-21 PC data receive operation Figure 6-22 PC data transmit operation
Procedure PC Rxlnt (section 6.5.6.1) receives data from the PC and places it into the
software data buffer. When no more bytes are being received, a timer overflow interrupt is
generated to signal the end of the data message. The timer overflow interrupt service routine
calls procedure ServiceComms (discussed in section 6.7.2) that generates a response to
received commands.
For data transmission, data is put into a software data transmit buffer by procedure
TxByteToPC (section 6.5.6.3). Procedure StartTransmit (section 6.5.6.4) calls procedure
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CalcCRC16 (section 6.5.4.2) which calculates CRC-16 on the data. The 'DARTO data
register empty' -interrupt is enabled by setting bit UDRIEO. When the DART data register
(UDRO) is empty, a new byte will be read from the software transmit data buffer by procedure
PC_UDREmpty (section 6.5.6.2).
6.5.6.1 Procedure PC RxInt
When the RXCIEO bit is set, an interrupt will be generated when data is received from the PC.
When an interrupt is generated, interrupt service routine PC_RxInt will be called when the PC
has sent data. Procedure Rx_Int is identical to procedure GPS_RxInt which is described by
Figure 6-16. Data is read directly from the DARTO data register (UDRO) and put into the
software data buffer (section 6.5.3). By using Timer/Counter! as described in section 6.5.2, it
can be determined whether a complete PC data message has been received.
6.5.6.2 Procedure PC_UDREmpty
Procedure PC_UDREmpty handles transmission of data to the PC control program. This
procedure gets data out of the software data transmission buffer and transfers it to the DARIO
data register (UDRO) for transmission. Procedure PC_UDREmpty is called by the 'DARTO
data register empty' -interrupt _ which is enabled by setting bit UDRIEO in the DAR TOcontrol
register. This is done in procedure StartTransmit (section 6.5.6.4). When transmission of
data has completed (thus no more data in software data transmission buffer), the DART data
register empty interrupt is disabled and procedure PC_UDREmpty is not called again. Figure
6-23 shows the operation of procedure PC_UDREmpty.
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Get data from
transmission
buffer
Figure 6-23 Interrupt Procedure PC_ UDREmpty
6.5.6.3 Procedure TxByteToPC
Procedure TxByteToPC puts data in the software data transmission buffer. It calculates the
correct position index for the data and stores it at that position. For more information on the
software data buffer see section 6.5.3.
6.5.6.4 Procedure Start'Iransmit
After data to be transmitted has been stored in the software data transmission buffer by
procedure TxByteToPC, procedure Start'Iransmit enables the 'UARTO data register empty'-
interrupt. This procedure also clears the TxDone flag, which is polled in order to determine
whether transmission has finished or not. This polling loop gives interrupt service routine
PC_UDREmpty chance to transmit data to the PC. Flag TxDone is set in procedure
PC_UDREmpty when transmission of all data is done, which terminates the polling loop. It
should also be noted that CRC-16 calculation procedure is called out of procedure
StartTransmit. Procedure StartTransmit is presented by Figure 6-24.
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Transmission done
(TxDone = 1)?
Interrupt service
routine PC_UDREmpty
YES
END
Figure 6-24 Procedure StartTransmit
6.5.7 Software UART Routines
The software described here can be used to implement a serial port on a micro controller
device with no available hardware DARTs. A typical device would be the Atmel AT90S8515
used in an early prototype of this system. However, the software DART routines were not
used in the final prototype of the developed system. It is presented here as additional
software.
The theory of operation of this half-duplex (serial communication in one direction at a time)
software DART was obtained from references [51]. This implementation needs most
micro controller hardware resources when it is running. In addition, the routines are not
generic in terms of timing characteristics and implementation in other programming
compilers such as Embedded Pascal, the compiler used in this project. These routines have
however been implemented successfully in Embedded Pascal and detail on the
implementation of the software DART can be found in Appendix F.
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6.6 GPS Receiver Setup
When the GPS receiver is first powered-up after a long time, no navigational or time
information is present in its RAM. This type of GPS receiver startup is called a cold start.
The GPS receiver therefore needs time during which satellites are tracked, an almanac is
downloaded and geographical position is calculated. Appendix A presents the WinOncore™
GPS Control Software program from Motorola. This software package is used to first
configure the GPS receiver and monitor its status in terms of satellites tracked and position
calculation. This package is then used to switch the GPS receiver to "polled only" mode, i.e.
a mode where the GPS receiver only responds with data when it is requested. The default
setting is to transmit complete navigational data once every second. This data, however, is
not needed for this application. After the GPS receiver has acquired enough satellites and
position and time is calculated, it is disconnected from the PC using the WinOncore™ GPS
Control Software and connected to the developed system. Table 6-4 shows startup commands
that the GPS Based Time Stamping and Scheduling System sends to the GPS receiver once it
is connected to it. A full list of GPS receiver commands can be found in Appendix B.
Table 6-4 GPS startup commands
Binary Command Function Comment
@@Aw Set Time mode GPS receiver responds on
time request with
UTC+GMT offset
@@Ab Set GMT offset +02:00 for South Africa
@@Aa Request time GPS receiver responds with
current time - system stores
it to RTC
@@Ac Request date GPS receiver responds with
current date
The following procedures implement the above mentioned commands.
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6.6.1 Procedure StartGPS
Procedure StartGPS is described by Figure 6-25. Firstly the IPPS signal interrupt is enabled
(section 6.7.1) and the system waits for 5 seconds. This wait period is necessary when the
GPS receiver is not powered up for the first time. This start-up is called a warm start, i.e.
satellite navigation data and time information can be retrieved out of GPS Receiver RAM.
Enable 1PPS
Interrupt
NO
Send GPS
Startup
Commands
Enable Trigger
IN Interrupt
Figure 6-25 Procedure StartGPS
GPS receiver startup commands shown in Table 6-4 are sent, time and date are acquired and
the Trigger IN interrupt is enabled. The system is now ready to receive, timestamp and store
trigger signals.
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6.6.2 Procedure GPSReceiverSetup
Figure 6-26 describes procedure GPSReceiverSetup. The GPS Receiver setup commands
shown here was described in Table 6-4. All communication to the GPS receiver is handled by
specific communications routines, including procedure SendCommand, described in section
6.5. The GPS receiver responds to these commands by echoing the command and the setting.
This was discussed in section 6.5.
Command =
'@@Aw(Time
Mode)
Command =
'@@Ab'(GMT
Offset)
Figure 6-26 Procedure GPSReceiverSetup
6.6.3 Procedure GetTime
After the GPS receiver has been setup properly, the time is read from the receiver and the
RTC is programmed with the time as described in chapter 4. Section 6.5.5.6 described that
procedure GetTime has two options, StoreToRTC and Don tStoreToR TC, which decided
whether procedure StoreTime (section 6.5.5.6) will set the RTC or just transmit time data to
the PC. When the PC control program (chapter 7) requests GPS time information, the system
should not store that received time to the RTC. This command is for comparing the RTC time
with the specific GPS receiver time. At the PC control program's or procedure
GPSReceiverSetup's specific request, procedure GetTime should store the GPS receiver time
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to the RTC. Figure 6-27 describes procedure GetTime. This procedure writes time
information to the RTC by using procedure WriteData as was described in sections 4.2 and
6.3.
Command =
'@@Aa' (Time
Request)
Figure 6-27 Procedure GetTime
6.6.4 Procedure GetDate
After time has been acquired from the GPS receiver, the date is read and stored in variables in
the system control program. The date is included with every timestamp. Figure 6-28 shows
this procedure.
Procedure GetDate
Command =
'@@Ac' (Date
Request)
Figure 6-28 Procedure GetDate
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6.7 Interrupt Service Routines
As shown in Figure 6-3, three possible interrupts might occur. They are the IPPS interrupt,
the PC command interrupt and the trigger received interrupt. An interrupt is an event that
occurs outside of normal program flow and these events usually need to be attended to
immediately by using Interrupt Service Routines.
6.7.1 IPPS Interrupt
The IPPS interrupt service routine is used to make sure that the RTC is correct at all times, by
resetting the RTC with GPS time once every hour. It is also used at system start up to ensure
a warm-start (section 6.6.1) of the GPS receiver. Figure 6-29 shows the service routine
operation.
NO YES
Call GetTime
Call GetDate
Figure 6-29 Interrupt service routine PPSlnterrupt
When the service routine is called once every second, the system is set in 'not-ready' mode.
The system is not ready to accept any triggers when the RTC is updated once every hour
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because communications with the GPS receiver is being carried out. The system is ready to
accept triggers when this routine has finished.
6.7.2 PC Command Interrupt
The GPS Based Time Stamping and Scheduling System may be controlled by a PC control
software program as described by chapter 7. The PC control program transmits a command
number, data (if any), and the system control program responds on these commands by
transmitting the command number echo and applicable data (if any). A typical PC control
message and system response is shown in Figure 6-30.
PC Control Command:
Command Data Bytes CRC Law CRC High
Number (if any) Byte Byte
GPS System Response:
Command Data Bytes CRC Law CRC High
Number (if any) Byte Byte
Figure 6-30 PC Control command and response message
The PC command interrupt handler routine is shown in Figure 6-31. When a command is
received from the PC control program an interrupt is generated and procedure ServiceComms
is called when a complete command has been received. If the CRC on the data is correct, the
command byte is read from the PC UART receive buffer and a case statement decides what
procedure needs to be called to service the particular command. When the command has been
carried out, the PC UARTO data receive buffer is cleared to ensure correct reception of the
next control command.
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CASE command OF:
1 : SendTriggerTime
2 : SetCompare
3 : ReadCompare
4 : GPS_RTC_Status
5: SetRTC
6: ClearFIFO
7: SendGenTrigData
8 : ClearGen Trig
Figure 6-31 PC Command interrupt handler routine
All the different control commands in the above case statement are now discussed.
6.7.2.1 Command SendTriggerTime
Command SendTriggerTime sends all trigger-received data to the PC control program for
display. All trigger information is stored in the FIFO memory, as well as in a software data
buffer (discussed in section 6.5.3). Figure 6-32 shows a repeat-loop filling up the transmit
buffer with trigger data. When trigger data is ready to be transmitted, transmission starts, as
discussed in section 6.5.6, and data is sent to the PC. The trigger data buffer tail pointer is
reset so that all trigger data can be retransmitted if needed.
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Echo command
number to PC
Put Trigger data
in Transmit
Buffer
NO
Reset Trigger
Buffer Tail
Pointer
Figure 6-32 Procedure SendTriggerTime
6.7.2.2 Command SetCompare
Command SetCompare sets the RTC and Microsecond Counter compare registers with the
desired value. A 1IJs-long trigger pulse will then be generated when the pre-programmed
time comes. As mentioned, this signal can be used to start pre-programmed data acquisition
runs on power systems. This procedure also validates the programmed time. If the time is
invalid, i.e. already past or out-of-range, an error signal is returned to the PC control program.
Figure 6-33 shows procedure SetCompare.
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compare time
106
Read compare
time from PC
receive buffer
Is Compare Time
> RTC time?
compare time
Write Data to
RTC and IJs
counter
comparators
Figure 6-33 Procedure SetCompare
6.7.2.3 Command ReadCompare
Command ReadCompare enables the PC control program user to view the current comparator
pre-programmed time, which was programmed by procedure SetCompare. This procedure
reads the variables of hours, minutes, seconds and microseconds that was stored with the last
time program of the comparators and transmits it to the PC control program. Figure 6-34
presents this procedure.
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Transmit
compare
variables to PC
Figure 6-34 Procedure ReadCompare
6.7.2.4 Command GPS RTC Status
Command GPS_RTC_Status enables the user to check on the status of the system. The RTC
time, GPS time and RTC error which is RTC time subtracted from the GPS time, are status
elements that need to be monitored. The system microcontroller reads these values, computes
the RTC error and transmits it to the PC control program as shown in Figure 6-35.
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Figure 6-35 Procedure GPS_RTC_Status
6.7.2.5 Command SetRTC
When the PC control program reports that the RTC has lost or gained time, the RTC needs to
be reprogrammed with the correct GPS time. Command SetRTC reprograms the RTC with
the GPS time on command. Procedure SetRTC is called to perform this operation and is
presented by Figure 6-36.
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Procedure
SetRTC
Figure 6-36 Procedure SetRTC
6.7.2.6 Command ClearFIFO
When all trigger data has filled up the FIFO memory, it has to be cleared. Command
ClearFIFO clears the FIFO memory by reading the memory until no data is left in it. The
FIFO memory is discussed in section 5.6. Procedure ClearFIFO is presented by Figure 6-37.
Echo command
number to PC
Figure 6-37 Procedure ClearFIFO
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6.7.2.7 Command SendGenTrigData
Every time a pre-programmed trigger signal was generated, the time is stored in a software
data buffer. This data may be read by the PC control program. When command
SendGenTrigData is received, procedure SendGenTrigData sends the contents of this
software data buffer to the PC control program. Procedure SendGenTrigData is presented by
Figure 6-38.
Generated
Trigger data
from buffer
NO
Reset
Generated
Trigger Buffer
Tail Pointer
Figure 6-38 Procedure SendGenTrigData
6.7.2.8 Command ClearGenTrigData
When all generated trigger data has been viewed or downloaded by the PC control program, it
might be necessary or desired by the user that the software data buffer containing this data is
cleared. Procedure ClearGenTrigData does this. These software data buffers are cleared by
resetting the head and tail pointers to zero. Figure 6-39 shows the operation of procedure
ClearGenTrigData.
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Reset
Generated
Trigger buffer
pointers
Figure 6-39 Procedure ClearGenTrigData
6.7.3 Trigger Received Interrupt
When a trigger signal is received as shown in section 5.3.5, an external interrupt is generated
in the micro controller. The interrupt service routine TrigEvent reads the trigger timestamp
from the RTC and Microsecond Counter and stores it in a software data buffer. A stored
trigger message contains the trigger number and time, i.e. hours, minutes, seconds and
microseconds. Procedure StoreTrigData will now be discussed and thereafter procedure
TrigEvent.
6.7.3.1 Procedure StoreTrigData
Procedure StoreTrigData stores trigger received data in a software data buffer every time a
trigger interrupt is generated and timestamp data is available for storage. As mentioned in the
previous section, a stored trigger message contains the trigger number and time (hours,
minutes, seconds and microseconds). This data is all stored in a software data buffer. For
more information on the operation of the software data buffer, consult section 6.5.3.
6.7.3.2 Procedure TrigEvent
Procedure Trigiivent is called when a trigger interrupt signal (section 5.3.5.2) is received.
The system is set to 'not-ready' -mode, to block any triggers that might be received during
downloading of trigger timestamp data. A trigger counter is kept to number all incoming
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trigger timestamp data. By using procedure ReadData (section 6.3) the timestamp data is
read from the RTC and Microsecond Counter EPLDs. This data is then stored in a FIFO
memory and software data buffer (by procedure StoreTrigData) for later retrieval by the PC
control program, or external compatible hardware. After this storing of trigger timestamp
data, the system is once again ready for the time stamping of new trigger signals.
Procedure
IITrigEvent
+
Set/Ready
+
Increment
Trigger Counter
+
Get timestamp
data from RTC
and useeend
counter
+
Store Trigger
data in circular
data buffer
~
Clear /Ready
~
END
Figure 6-40 Procedure TrigEvent
6.8 Conclusions
This chapter discussed the hardware embedded system microcontroller main control program
in detail. The software discussed here was implemented in Embedded Pascal for the AVR
[48], which is a high-level Pascal [49] compiler for the Atmel A VR series microcontrollers.
The system communications interface and system response to commands received by the host
computer control program (chapter 7) was also discussed. The program has proved to be an
effective controller of the different blocks, namely RTC, Microsecond Counter and
communication peripherals, used in this system. Some of the most important control and data
bus signals were captured by a PC based logic analyser and they are presented in chapter 8.
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Chapter 7
LabVIEW™ Control Software
7.1 Introduction
A host computer' may be used to control the GPS Based Time Stamping and Scheduling
System. The host computer control program is implemented using National Instruments'
LabVIEW™ virtual instrument software. Most commonly used software routines,
communication peripherals and functions exist in the LabVIEW™ programming toolbox and
it is up to the user to connect these blocks together to create the desired software. Firstly,
section 7.2 will discuss the LabVIEW™ programming environment. Section 7.3 will present
the CRC-16 calculation routine (also called a virtual instrument or VI). Finally, sections 7.4,
7.5 and 7.6 will present the GPS Based Time Stamping and Scheduling System host computer
control program. Appendix H presents complete host computer control software diagrams.
7.2 LabVIEW™ Programming Environment
The LabVIEW™ programming environment consists of a control panel window and a
program diagram window. The control panel window contains controls such as buttons, LED
indicators and string/number inputs. The program diagram window contains "behind-the-
scenes" graphical programming that uses the controls contained in the control window to
perform certain user defined functions. For example, the process that has to be carried out
when a certain button is pressed is defmed in the program diagram window. Figure 7-1
shows the control panel window with the LabVIEW™ control palette, with an OK-button
control inserted. Different controls can be dragged and dropped into this window to create the
program user interface. The LabVIEW™ programming environment will be used in section
7.3 to create a program that calculates the CRC-16 of a text string. This program is used
1 Or a Personal Computer (PC)
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extensively in the GPS Based Time Stamping and Scheduling System host computer control
program communication routines.
Figure 7-1 LabVIEWTM control window, tools and control palette
Figure 7-2 shows the program diagram window with the LabVIEWTMfunctions palette.
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Figure 7-2 LabVIEWTM diagram window, tools and functions palette
7.3 Example: The CRC-16 VI
The CRC-16 VI was created in LabVIEW™ as an implementation of the CRC-16 routine
described in section 6.5.4.2 by Figure 6-13 (page 86). Figure 7-3 shows the CRC-16 VI
control window. The CRC-16 of Test String is calculated and shown in CRC16, CRC Low
and CRC High.
Figure 7-3 CRC-16 VI user interface
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Figure 7-4 shows the CRC-16 program diagram. Program flow is from left to right in this VI.
The controls can be seen on the left of the diagram and the outputs (CRCI6, CRC High and
CRC Low) on the right.
Figure 7-4 CRC-16 program diagram
This VI can be compiled and used as a sub-VI in another LabVIEwrM VI. The CRC-16 VI is
used as a sub-VI in the GPS Based Time Stamping and Scheduling System main control
program as part of the communications interface. When data is sent or received, the CRC-16
is calculated to check for transmission errors.
7.4 Host Computer Control Program High-Level Discussion
As mentioned in chapter 6, the host computer control program has the following functions:
• Read trigger received (Trigger IN) data from the GPS Based Time Stamping and
Scheduling System and display it in a drop-down list. This information can then be
used in applications such as described in chapter 2.
• Read information on triggers previously generated (Trigger OUT) and display it in a
drop down list.
• Set up time when pre-programmed trigger signal (Trigger OUT) must be generated.
• Obtain GPS receiver and RTC status and display it.
• Set the RTC.
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• Clear FIFO memory and on-board software data buffers.
Figure 7-5 shows a high-level flow diagram of the host computer control program operation.
controls
EXCEPT
Configure
Configure
Button Pressed
Return to Main program
Command
Figure 7-5 Host Computer control program flow diagram
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Figure 7-5 will become more clear when the main control panel is discussed.
7.5 Main Control Panel
The main control panel is the GUll of the system. When communication has not been
established with the GPS Based Time Stamping and Scheduling System, the control buttons
are disabled, as shown in Figure 7-6.
Figure 7-6 Main control program controls disabled
If a valid connection was established, the main control program is ready to send commands
and display relevant data. This is presented in Figure 7-7. This figure shows the
communications port number to which the system is connected, the GPS/R TC status message,
received trigger information and previously generated trigger information. When a
communications error occurs, the LED in the communication box will light, notifying the user
that an error occurred.
1 Graphical User Interface
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Figure 7-7 Main control program normal operation
The configuration panel that opens with a click of Configure, is discussed next.
7.6 Configuration Panel
In the configuration panel, it is possible for the user to select a valid communications port and
establish a connection. When a connection could not be established, an error LED will light.
It is also possible for the user to set the RTC with GPS time when the main control panel
GPSIR TC status message reported a RTC error. The time when a trigger signal must be
generated is programmed here. When an invalid time, i.e. already past, or out of range, was
typed, an error LED will light. Figure 7-8 shows the configuration panel with disabled
controls, meaning that a connection was not established with the system. When a valid
connection to the system has been established, the controls are enabled and the user may
proceed as shown in Figure 7-9. The window returns the user to the main control panel when
OK is clicked.
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Figure 7-8 Configuration panel with disabled controls
Figure 7-9 Configuration panel with enabled controls
The complete LabVIEW™ implementation diagrams can be found in Appendix H.
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7.7 Conclusion
In this chapter the host computer control program was discussed. National Instruments
LabVIEW™ was an effective programming tool because peripheral functions and other
procedures are already available and ready to be used in user defined software. The host
computer control program proved to be an integral and effective part of the GPS Based Time
Stamping and Scheduling System.
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Chapter 8
Results and Recommendations
8.1 Introduction
The previous chapters presented detail design of the GPS Based Time Stamping and
Scheduling System. These chapters also presented simulation waveforms of the respective
systems. More simulation waveforms (Altera MAX+PLUS software) can be found in
Appendices. This chapter presents actual results obtained by measurements and practical
laboratory implementation of the developed system.
8.2 Test Setup and Procedures
The developed system was tested extensively with the help of a PC based logic analyser and
the PC control program developed in chapter 7. As can be seen in Figure 2-9, the FIFO
output data bus can only be read from the external interface control bus. A test circuit was
created to emulate an external data acquisition system and to supply power to the GPS Based
Time Stamping and Scheduling System. This test circuit is called the Backplane because of
the way it is physically connected to the system. This backplane was used to read trigger
information out of the FIFO memory and send it to a PC for testing purposes. The backplane
was also used to connect Trigger IN to Trigger OUT (section 8.4) for testing purposes.
Complete program code and circuit diagrams can be found in Appendix G.2 and 1.
8.3 Logic Analyser Signal Captures
After the laboratory setup was done, system control signals were captured using a PC-based
logic analyser. The logic analyser GUl is shown in Figure 8-1. This logic analyser is
manufactured by Jobmatch and it can sample up to 16 channels at 200MHz, with 128
kilosamples per channel. It transfers sampled data to the PC via a parallel port where it can
be saved to disk or viewed in the Logic Analyser software GUl.
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Figure 8-1 Logic Analyser GUl
Some captured signals of different system operations will now be presented.
8.3.1 RTC Set operation
RTC set operation was discussed in section 4.3.2.2. The logic analyser was used to capture
waveforms during actual system operation. Figure 8-2 shows three IWR assertions, one for
hours (X), minutes (Y) and seconds (Z) respectively, and then SetRTC is pulsed to set the
RTC with the correct time. The system data bus is presented by the eight Data signal
captures.
8.3.2 RTC and Microsecond Counter Read operation
RTC and Microsecond Counter read operation was discussed in section 4.3.2.3 and section
5.3.6 respectively. Figure 8-3 shows six /RD assertions to read hours, minutes, seconds and
microseconds, which consists of three bytes, from the RTC and Microsecond Counter
respectively.
Stellenbosch University http://scholar.sun.ac.za
Results and Recommendations 124
Figure 8-2 Signal capture during RTC set operation
Figure 8-3 RTC and Microsecond Counter read operation
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8.3.3 Trigger Interrupt Operation
The trigger interrupt signalIntRequest was discussed in section 5.3.5.2. Figure 8-4 shows
signalIntRequest being generated and the system microcontroller asserting IReady to signal
that no more triggers may be accepted until the current trigger data is downloaded into the
system microcontroller and stored in the FIFO memory.
Figure 8-4 Signals IntRequest and !Ready
8.3.4 FIFO Write and Read Operation
FIFO memory operation was discussed in section 5.6. Figure 8-5 and Figure 8-6 shows FIFO
memory write and read operation respectively. The Empty and Full Flag, i.e. lEF and IFF,
operation is clear. The Empty Flag is high when FIFO memory is not empty and low when
no data is present in the FIFO memory. The Full Flag stays high until the FIFO memory is
full.
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Figure 8-5 FIFO memory write operation
Figure 8-6 FIFO memory read operation
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8.4 LabVIEW™ PC Control Program
The PC control program was discussed in chapter 7. One test has however not been presented
in that chapter. This test consists of connecting the Trigger IN signal to the Trigger OUT
signal. A trigger signal is then generated at a pre-programmed time and the Trigger IN data is
then viewed. If the system operates correctly, the time of the received trigger should be the
same as the time of the generated trigger signal. Figure 8-7 shows that this is indeed the case.
It can thus be concluded that the system operation is exactly as planned.
Figure 8-7 Trigger IN time is exactly that of Trigger OUT
For more details on the LabVIEW™ PC control program, consult chapter 7, and Appendix H.
8.5 Oscilloscope Measurements
An oscilloscope was connected to a test output that represented the IMHz signal,i.e.
IlvfHzClk, that serves as a clock signal for the Microsecond Counter. The waveform obtained
is presented in section 5.3.3 and by Figure 8-8.
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Another waveform was captured by use of an oscilloscope, namely the Trigger OUT signal
generated at a pre-programmed time, accurate to Ius. Consequently, this signal (Figure 8-9)
is lus wide and can be used to start pre-programmed data acquisition runs on power systems.
3 ---------- ---------- ----------- ---------- ---------- ---------- ---------- ----------
Cl)
Cl 2
!9g
-1 ~--~----~--~~--~----~--~----~--~
O.OE+O 5.0E-07 1.0E-06 1.5E-06 2.0E-06 2.5E-06 3.0E-06 3.5E-06 4.0E-06
o
Time [5]
Figure 8-8 lMHzClk Microsecond Counter clock signal
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Figure 8-9 Generated trigger (Trigger OUT) signal
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8.6 Conclusions and Recommendations
This section will discuss conclusions of the tests and measurements presented in this chapter,
as well as an overall overview. Finally, some recommendations are made.
8.6.1 Results and Measurements
This chapter presented some measurements and practical test results. These results have
shown that the GPS Based Time Stamping and Scheduling System achieved the design goals
laid out in chapter 1 and 2. This chapter showed that an accurate IMHz signal could be
generated and used as a clock signal for a Microsecond Counter (section 8.5). Other results
have shown that a given trigger signal can easily be time stamped and a 1us-wide trigger
signal can just as easily be generated at any time (sections 8.4 and 8.5). Chapter 7 and section
8.4 concluded that the PC control program proved to be an effective system control interface.
8.6.2 Final System Overview
Chapter 1 and 2 recognised a need for a stable clock signal that may be used to synchronise
data time tagging information to a common time standard for a variety of applications in
power systems. On these power systems it has always been recognised that the value of the
information gathered by disturbance recorders, sequence-of-event recorders and SCADA1
terminals would be greatly enhanced if they could 'time-tag' their measurements to a
common time standard.
Chapter 3 showed that the launch of GPS satellites made these extremely accurate timing
signals available all around the world, for a variety of purposes. Many commercial users,
who require accurate time or position information for navigation or geographical mapping,
make use of the GPS service because it is recognised as being extremely reliable and secure,
since military and other vital systems depend on its availability and accuracy. By installing
low-cost GPS receivers in power system substations, synchronised pulsing is available for
applications such as time tagging of data collected by any system monitor or initiation of pre-
programmed data acquisition runs [52].
1 Supervisory Control And Data Acquisition
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Chapter 4,5 and 6 provided design details of the developed GPS Based Time Stamping and
Scheduling System. Simulations proved that the chosen topology is effective and accurate.
Design goals presented in chapter 2 have thus been achieved. Chapter 7 discussed design of a
host computer control interface and results presented in chapter 7 and 8 were satisfactory. A
system topology has thus been created that is relatively cheap compared to other existing
systems. The created prototype system provides an accurate (to lus) time-tag of a received
trigger signal. A Ius wide trigger pulse can also be generated at a pre-programmed time.
8.6.3 Recommendations
Some recommendations can be made in light of the results and measurements obtained.
8.6.3.1 Local System Clock
The fundamental time stability of the local system clock must be consistent with accuracy
specifications. The accuracy specifications for the system clock drift demand that the clock
should not lose or gain more than Ius every second (lPPM). These high accuracy
specifications for local clocks can be difficult to meet. The trade-off will be between cost and
stability. Local oscillators will typically be quartz crystals. As mentioned in chapter 2, quartz
crystals typically drift due to thermal, mechanical, and aging effects. Of these, thermal effects
are the most difficult to handle effectively. For example, a typical thermal specification for
uncompensated crystals is IPPM per degree Celsius. Without synchronisation, a one-degree
temperature rise over an interval of 2 seconds will produce an error of roughly two
microseconds. The thermal environment of the crystal would need to be controlled to this
level. Accuracies in the tens of nanosecond range therefore imply that some combination of
better thermal specifications on the crystal, reduced synchronisation interval, or better thermal
management combine to reduce the thermal drift by two orders of magnitude [41]. A reduced
synchronisation interval can be obtained by implementing a GPS receiver similar to the
Motorola UT+ Oncore™. This GPS receiver provides a software selectable lOOPPS signal.
This means that an on-board system clock may be synchronised 100 times a second, instead
of only once every second (as in this prototype system).
Crystals become increasingly expensive below a specification of IPPMldegree. Control of
the thermal environment must be carefully managed particularly in high accuracy
implementations. Very long clock-coasting times typically require oven-controlled crystals or
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the use of more stable oscillators, as is recommended for this project. Thermal drift during
short clock-coasting intervals (1 second) can often be managed by attention to heat dissipation
in surrounding devices, cooling patterns within the node, increasing the thermal mass of the
oscillator or similar techniques [41].
8.6.3.2 System Memory
In this prototype, a FIFO memory was used to store trigger information. This memory can
only be read from the external interface control bus by compatible hardware. It is proposed
that the FIFO memory output bus also be connected to the 8-bit system data bus via a
hardware buffer or latch. This will enable the system microcontroller to read the data out of
FIFO memory and transmit it to a PC for analysis or storage. In this prototype system, trigger
information is only available for transmission to a PC because of a software data buffer that is
implemented in the system microcontroller. This data will be lost when a system power
failure occurs. After such a power failure, the FIFO can only be read by external compatible
hardware, and not by the system microcontroller.
8.6.3.3 System Communications Interface
The developed system communicates with a host computer (or PC) via a RS-232 serial data
link. It would also be possible to integrate Universal Serial Bus (USB) technology with the
developed system. The system topology can be changed in such a way that a PC would see
the developed system as a memory device containing data. This data can then be easily
downloaded and used in PC system control software. The USB technology would also enable
the system to be connected to a universal bus containing other similar equipment, like
compatible data acquisition systems. These interconnected systems can then easily be
identified by each other and applicable data may be exchanged.
The system topology lends itself to be a stand-alone system installed at remote substations. It
would be impractical to visit every such substation to download acquired data. Consequently
a need exists to contact the GPS Based Time Stamping and Scheduling System from a remote
location and download data. A couple of options are available, including Wireless
Application Protocol (WAP) and modem technology. A user would typically dial the modem
connected to the system at a remote substation and download data. WAP technology would
enable a user to dial a cellphone modem connected to the developed system and visit the
•
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system website to view or download data. The system might also be configured to dial a
central server to automatically download newly acquired data.
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AppendixA
WinOncore™ GPS Control Software
Motorola have provided software to control the GPS receiver from a personal computer. This
software was used to discover how the GPS receiver responded to certain commands
(Appendix B) and to give the GPS receiver time to do satellite tracking and position
calculations before it was connected to the developed system. The software may be
downloaded from Motorola's website, www.oncore.motorola.com.
The purpose of this appendix is to introduce the reader to the software, by presenting a
sereenshot of it. For more information, the reader is advised to visit the GPS product website.
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Figure A-l WinOncore ™GPS control software screen capture
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Appendix B
Oncore™ GT+ Control Commands
A list of GPS receiver control commands is presented here [39]. For more information on
commands, refer to the GPS receiver User Guide [39] pages.
GT s: UT Oneore
Function Description Binary Controller User Guide
Command Command Page #
Time GMT Offset @@Ab gmt 6.4
Time Time Mode @@Aw utc 6.6
Time Date @@Ac date 6.8
Time Till1~ of Day @@Aa time 6.10
Position Latitude @@Ad lat 6.12
Position Longitude @@Ae Ion 6.14
Position Height @@Af hgt 6.1G
Position Postnon/Status/Data Message @@Ea ps8 6.18
Satellite Set Mask Angle @@Ag mask 6.22
Satellite Visible Satellite Status Message @@Bb vis G.24
Setup Leap Second Pend ing Status @@Bj leapsec 6.26
Setup Atmospheric Correctton Mode @«.~Aq Ion 6.28
Setup Set User Datum @@Ap udaturn 6.30
Setup Select Datum @@Ao datum 6.32
Almanac Almanac Data Input @@Cb alrnin 6.34
Almanac Almanac Data Output @@Be almout 6.36
Receiver System Power-on Failure Message @@Sz nla 6.38
Receiver Receiver ID @@Cj id 6.40
Recetver Self-Test @@Fa se!ftest8 6.42
Receiver Set-to-Defaults @@Cf default 6.44
GT Oncore Only
Function Description Binary Controller User Guide
Command Command Page #
Position ASCII Position Message @@Eq as8 6.4G
Setup Altitude-Hold Height @@Au ahp 6.51
Setup Altitude-Hold Mode @@Av ah 6.52
Setup Velocity Filter @@AN filter 6.54
Setup RTCM POlt Mode @@AO p2baud 6.56
Ephemeris Ephemeris Data Input @@Bf ephin 6.58
DGPS Pseudorarige Correction Input @@Ce nJa 6.60
NMEA Switch to NMEA @@Ci ioformat 6.62
NMEA 8 NMEA Messages n/a n/a. 6.64
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GT& UT Oneore
Function Description Binary Controller User Guide
Command Command Page #
Time Time of Day @@Aa time 6.LO
Time GMTOtTsct @@Ab gmt 6.4
Time Datf' @@Ac date G.8
Position Latltude @@Ad lat (i.12
Position Longitude @@Ae Ion 6.14
Position Height @@Af' hgt 6.16
Satellite Set Mask Angle @(i!'Ag mask 6.22
Setup Velocity Filter ([il@AN filter 6.54
Setup Select Datum @@/\o daturn H.32
Setup RTCM Port Mode (iiJ(iiJAO p2baud G.5G
Setup Set User Datum @@/\p udaturn G.30
IPPS Pulse Mode @(i!'AP n/a GSG
Selup Atmospheric Correctton Mode @@Aq ion 6.28
IPPS Postuon-Hold Position @@As ph f) 88
lPPS Posltton-Hold Mode (iI'«~·;t\t php 6.90
Setup Altitude-Hold Height @@.'Au ahp G.51
Setup Altitude-Hold Mode @@Av at! G.52
Ti1f1(~ Time Mode @@Aw ute 6.6
IPPS IPPS Orfsel @@/\y ppsuff 6.84
iPPS 1PI'S Cable Delay @@Az ppsdelay 6.S2
Satellirr, Visible Satelltto Status Message (i!'@HIJ vis G.24
Almanac Almanac Data Outpur @@Be almour 6.3G
Ep tt ern erts Ephemeris Data Input @@I:lf ephln s.ss
Time Leap Second PPTlding Status @@~j leapscc 6.26
Ti1l1e UTe Offsel Status Message @@Bo ureoff 6.80
Almanac Almanac Data Input @@Cb ahuin G.34
DGPS Pseudorarige e orrecrlon Input @@Ce ilia G.GD
Receiver Ser-to-Defautrs @@Cf default 6.44
NMEA Switch to NMEt\ @@Ci iofunnat s.sz
NME/\ 8 NME.A.Messages n/a n/a 6.64
Receiver Receiver ID @@Cj tri 6.40
Position Positron/Status/Data Message (,;;(ij)Ea psB G.18
LPPS Time. RAIM Setup and Status Message @@En trslaL8 s.sz
Position ASen Posttien Message @<i,v[i.q nia GAG
Receiver Self-Test @@Fa s,~lftest8 GA2
Receiver System Power-on Failure Message @@Sz n/a G.38
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Appendix C
Address Decoder: Code and simulation
C.l Data Register Addresses
RIW I-Ls/RTC Register Pin Name Address HEX
W RTC Set RTC (seconds) SSEC 00010001 $11
W RTC Set RTC (minutes) SMIN 0001 0010 $12
W RTC Set RTC (hours) SHRS 00010011 $13
W RTC Set compare register (seconds) SECCOMPL 00010100 $14
W RTC Set compare register (minutes) MINCOMPL 0001 0101 $15
W RTC Set compare register (hours) HRSCOMPL 00010110 $16
R RTC RTC output (seconds) SECO 0001 0111 $17
R RTC RTC output (minutes) MINO 0001 1000 $18
R RTC RTC output (hours) HRSO 0001 1001 $19
R J.lS useeend out (high byte) CS HIGH OUT 10000001 $81- -
R J.ls useeend out (middle byte) CS MID OUT 10000010 $82
R J.ls useeend out (low byte) CS LOW OUT 10000011 $83- -
W J.ls useeend compare (high byte) CS HIGHC 10000100 $84
W J.ls useeend compare (middle byte) CS MIDC 10000101 $85
W J.ls useeend compare (low byte) CS LOWC 10000110 $86
W J.ls FIFO write FIFOWR 10000111 $87
W J.lS FIFO read FIFORD 10001000 $88
W J.ls FIFO reset FIFORS 10001001 $89
W J.lS 'GPS OK' LED ON 10001010 $8A
W J.ls 'READY' LED ON 1000 1011 $8B
W J.ls 'TRIGGER' LED ON 1000 1100 $8C
W J.ls 'GPS OK' LED OFF 10001101 $8D
W J.ls 'READY' LED OFF 1000 1110 $8E
W J.lS 'TRIGGER' LED OFF 1000 1111 $8F
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C.2 VHDL Code for RTC Address Decoder
-- addr_rtc.vhd (used in rtc_system.gdD
-- This VHD block implements an address decoder for input and output
-- data registers used in the RTC system.
Library ieee;
Use ieee.std_logic_1164.all;
Use ieee.std_logic_arith.all;
Entity ADDR_RTC is
Port
( ADDR
NOTWR
NOTRD
SSEC
SMIN
SHRS
SECCOMPL
MINCOMPL
HRSCOMPL
SECO
MINO
HRSO
End ADDR_RTC;
: in std_logic_vector(7 downto 0); -- ADDRESSBUS
: in std_logic; -- Microcontroller IWR line
: in std_logic; -- Microcontroller fRD line
-- RTC sec, min & hrs
--00010001 ($11)
-- 0001 0010 ($12)
-- 0001 0011 ($13)
-- Compare sec, min & hrs
-- 0001 0100 ($14)
-- 0001 0101 ($15)
-- 0001 0110 ($16)
-- RTC output registers
-- 00010111 ($17)
-- 0001 1000 ($18)
-- 0001 1001 ($19)
: out std_logic;
: out std_logic;
: out std_logic;
: out std_logic;
: out std_logic;
: out std_logic;
: out std_logic;
: out std_logic;
: out std_logic );
Architecture IMPLEMENTATION of ADDR_RTC is
Begin
SSEC <= not(NOTWR) and not(ADDR(7)) and not(ADDR(6)) and not(ADDR(5))
and (ADDR(4)) and not(ADDR(3)) and not(ADDR(2)) and not(ADDR(1))
and ADDR(O);
not(NOTWR) and not(ADDR(7)) and not(ADDR(6)) and not(ADDR(5))
and (ADDR(4)) and not(ADDR(3)) and not(ADDR(2)) and ADDR(1)
and not(ADDR(O));
not(NOTWR) and not(ADDR(7)) and not(ADDR(6)) and not(ADDR(5))
and (ADDR(4)) and not(ADDR(3)) and not(ADDR(2)) and ADDR(1)
and ADDR(O);
SECCOMPL<= not(NOTWR) and not(ADDR(7)) and not(ADDR(6)) and not(ADDR(5))
and (ADDR(4)) and not(ADDR(3)) and ADDR(2) and not(ADDR(1))
and not(ADDR(O));
MINCOMPL<= not(NOTWR) and not(ADDR(7)) and not(ADDR(6)) and not(ADDR(5))
and (ADDR(4)) and not(ADDR(3)) and ADDR(2) and not(ADDR(1))
and ADDR(O);
HRSCOMPL<= not(NOTWR) and not(ADDR(7)) and not(ADDR(6)) and not(ADDR(5))
and (ADDR(4)) and not(ADDR(3)) and ADDR(2) and ADDR(1)
and not(ADDR(O));
not(NOTRD) and not(ADDR(7)) and not(ADDR(6)) and not(ADDR(5))
and (ADDR(4)) and not(ADDR(3)) and ADDR(2) and ADDR(1)
SMIN <=
SHRS <=
SECO <=
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and ADDR(O);
MINO <= not(NOTRD) and not(ADDR(7)) and not(ADDR(6)) and not(ADDR(5))
and (ADDR(4)) and ADDR(3) and not(ADDR(2)) and not(ADDR(1))
and not(ADDR(O));
HRSO <= not(NOTRD) and not(ADDR(7)) and not(ADDR(6)) and not(ADDR(5))
and (ADDR(4)) and ADDR(3) and not(ADDR(2)) and not(ADDR(1))
and (ADDR(O));
End IMPLEMENTATION;
C.3 VHDL Code for Microsecond Counter Address Decoder
Library ieee;
Use ieee,std_logic_1164,all;
Use ieee.sldloqic arifh.all;
Entity ADDR_DEC_US is
Port
( ADDR
NOTWR
NOTRD
RDVME
: in std_logic_vector(7 downto 0);
: in std_logic;
: in std_logic;
: in std_logic;
CS_HIGH_OUT : out std_logic;
CS_MlD_OUT : out std_logic;
CS_LOW_OUT : out std_logic;
CS_HIGHC
CS_MIDC
CS_LOWC
FIFOWR
FIFORD
FIFORS
GPS_OK_ON
GPS_OK_OFF
READY_ON
READY_OFF
TRIGGER_ON
TRIGGER_OFF
End ADDR_DEC_US;
: out std_logic;
: out std_logic;
: out std_logic;
: out std_logic;
: out std_logic;
: out std_logic;
: out std_logic;
: out std_logic;
: out std_logic;
: out std_logic;
: out std_logic;
: out std_logic );
-- Address bus
-- Micro fNR
-- Micro fRD LINE
-- VMEBUS read signal (FIFORD)
-- Microsecond count output
--10000001 ($81)
-- 1000 0010 ($82)
-- 10000011 ($83)
-- Microsecond compare registers
-- 10000100 ($84)
-- 1000 0101 ($85)
-- 1000 0110 ($86)
-- FIFO control signals
-- FIFO Memory fNRITE
-- FIFO Memory tREAD
-- FIFO Memory tRESET
-- GPS OK LED
-- GPS OK LED OFF
-- READY LED
-- GPS OK LED OFF
-- TRIGGER LED
-- GPS OK LED OFF
1000 0111 ($87)
1000 1000 ($88)
10001001 ($89)
1000 1010 ($8A)
1000 1101 ($8D)
1000 1011 ($8B)
1000 1110 ($8E)
1000 1100 ($8C)
1000 1111 ($8F)
Architecture IMPLEMENTATION of ADDR_DEC_US is
Begin
CS_HIGH_OUT<=not(NOTRD) and ADDR(7) and not(ADDR(6)) and not(ADDR(5))
and not(ADDR(4)) and not(ADDR(3)) and not(ADDR(2)) and not(ADDR(1))
and ADDR(O);
CS_MID_OUT<=not(NOTRD) and ADDR(7) and not(ADDR(6)) and not(ADDR(5))
and not(ADDR(4)) and not(ADDR(3)) and not(ADDR(2)) and ADDR(1)
and not(ADDR(O));
CS_LOW_OUT<= not(NOTRD) and ADDR(7) and not(ADDR(6)) and not(ADDR(5))
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and not(ADDR(4)) and not(ADDR(3)) and not(ADDR(2)) and ADDR(1)
and ADDR(O);
CS_HIGHC <= not(NOTWR) and ADDR(7) and not(ADDR(6)) and not(ADDR(5))
and not(ADDR(4)) and not(ADDR(3)) and ADDR(2) and not(ADDR(1))
and not(ADDR(O));
CS_MIDC <= not(NOTWR) and ADDR(7) and not(ADDR(6)) and not(ADDR(5))
and not(ADDR(4)) and not(ADDR(3)) and ADDR(2) and not(ADDR(1))
and ADDR(O);
CS_LOWC <= not(NOTWR) and ADDR(7) and not(ADDR(6)) and not(ADDR(5))
and not(ADDR(4)) and not(ADDR(3)) and ADDR(2) and ADDR(1)
and not(ADDR(O));
FIFOWR <= not(NOTWR) and ADDR(7) and not(ADDR(6)) and not(ADDR(5))
and not(ADDR(4)) and not(ADDR(3)) and ADDR(2) and ADDR(1)
and ADDR(O);
FIFORD <= RDVME or (not(NOTWR) and ADDR(7) and not(ADDR(6)) and not(ADDR(5))
and not(ADDR(4)) and ADDR(3) and not(ADDR(2)) and not(ADDR(1))
and not(ADDR(O)));
FIFORS <= not(NOTWR) and ADDR(7) and not(ADDR(6)) and not(ADDR(5))
and not(ADDR(4)) and ADDR(3) and not(ADDR(2)) and not(ADDR(1))
and ADDR(O);
GPS_OK_ON <= not(NOTWR) and ADDR(7) and not(ADDR(6)) and not(ADDR(5))
and not(ADDR(4)) and ADDR(3) and not(ADDR(2)) and ADDR(1)
and not(ADDR(O));
READY_ON <= not(NOTWR) and ADDR(7) and not(ADDR(6)) and not(ADDR(5))
and not(ADDR(4)) and ADDR(3) and not(ADDR(2)) and ADDR(1)
and ADDR(O);
TRIGGER_ON <= not(NOTWR) and ADDR(7) and not(ADDR(6)) and not(ADDR(5))
and not(ADDR(4)) and ADDR(3) and ADDR(2) and not(ADDR(1))
and not(ADDR(O));
GPS_OK_OFF <= not(NOTWR) and ADDR(7) and not(ADDR(6)) and not(ADDR(5))
and not(ADDR(4)) and ADDR(3) and ADDR(2) and not(ADDR(1))
and ADDR(O);
READY_OFF <= not(NOTWR) and ADDR(7) and not(ADDR(6)) and not(ADDR(5))
and not(ADDR(4)) and ADDR(3) and ADDR(2) and ADDR(1)
and not(ADDR(O));
TRIGGER_OFF <= not(NOTWR) and ADDR(7) and not(ADDR(6)) and not(ADDR(5))
and not(ADDR(4)) and ADDR(3) and ADDR(2) and ADDR(1)
and ADDR(O);
End IMPLEMENTATION;
CA Altera® MAX+PLUS® Simulation Waveforms
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Appendix D
RTC and Comparator: Implementation and
simulation
The RTC Altera® MAX+PLUS® implementations and simulations are presented in this
appendix. An implementation diagram will be followed by its simulation waveform.
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Figure D-7 RTC Data input latch implementation diagram
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Figure D-8 RTC Data output latch implementation diagram
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Figure D-9 RTC Data output latch (tri-state bus) implementation diagram
Stellenbosch University http://scholar.sun.ac.za
Appendix E: Microsecond Counter and Comparator: Implementation and simulation 156
Appendix E
Microsecond Counter and Comparator:
Implementation and simulation
The Microsecond Counter Altera® MAX+PLUS® implementations and simulations are
presented in this appendix. An implementation diagram will be followed by its simulation
waveform. VHDL program code for the Monostabie Multivibrator (section 5.3.5.2) and
TrigProcess (section 5.3.5.1) will also be presented.
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Figure E-2 Microsecond Counter and IMHzClk generator implementation diagram
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Reset
Trigger
OFF
Triggered
CLRN
Figure E-5 Monostabie Multivibrator implementation diagram
Name: 50.0us 100.0us 150.0us 200.0us 250.0us 300.0us 350.0us 400.0us
[I] Trigger
[I] Reset
[O]Triggered
Figure E-6 Monostabie Multivibrator simulation waveform
VHDL code for the TrigProcess block will be presented now.
-- trigprocess.vhd (used in counter.qdf
-- This VHDl block generates a 6 clock cycle wide pulse from any length input
-- See trigprocess.scf for details
Library ieee;
Use ieee.std_logic_1164.all;
Use ieee.std_logic_arith.all;
Entity TRIGPROeESS is
Port
( Trigger
elk
: in std_logic;
: in std_logic;
SyncTrig: out std_logic );
End TRIGPROeESS;
-- External trigger signal
-- Global clock signal
-- Pulse synchronised with elK
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Architecture IMPLEMENTATION of TRIG PROCESS is
Signal WaitTrig : std_logic:= '1';
Begin
Process(Clk)
Begin
If (Clk'EVENT) and (Clk = '1') then
If (Trigger = '1') and (WaitTrig = '1') then
SyncTrig <= '1';
WaitTng <= '0';
Elsif Trigger = '1' and (WaitTrig = '0') then
SyncTrig <= '0';
Eisif Trigger = '0' and (WaitT rig = 'Q') then
WaitT rig <= '1';
End If;
End If;
End Process;
End IMPLEMENTATION;
Name: ! 200.0ns 400.0n5 600.0ns 800.0ns 1.0U5 1.2u5 1.4U5 1.6u5 1.8u5 2.0U5 2.2u5 2.4u5 2.6us 3.6u5 3.8us
~:::99.'- b~Cn_TL_n__IL_jl_~'l__jLJ .. w 0
[O]SyncT,ig L .__ __._.I1 __.. _ _..___. _. _.. ._..__. ___..__... ._. ___..__.. _.____. __. ..__. _.._
Figure E-7 TrigProcess implementation simulation waveform
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Appendix F
Software UART Theory
F.1 Introduction
Many control applications communicate serially in one direction at a time only (half-duplex).
This appendix describes how the creation of a half-duplex UART on any Atmel AVR device
using an 8-bit Timer/Counter and an external interrupt. The software described here may be
used to implement a second serial port on devices with only one hardware UART. The
operation of the software UART was deduced from references [51]. A typical transmission
byte is presented in Figure F-l.
STOP BIT
RECEIVER t
SAMPLING t t t t t t t t t
Figure F-1 Transmission byte format [51]
F.2 Theory of operation
Asynchronous serial data communication follow some simple rules on data transfer. Data is
transmitted sequentially, one bit at a time. To inform the receiver that a new byte is arriving,
each byte is placed between start and a stop bits as shown above. This construction is called a
data frame. The frame has a start-bit, 8 data bits, and a stop-bit. The frame format can be
extended and might also include parity bits and more stop bits.
An idle line is signaled by holding the communications line at logical one. The start bit is
always zero and the UART receiver will detect the start of a frame by the first falling edge.
Data bits follow the start bit and the byte ends with a stop bit which is always a logical one.
This stop bit is held stable at one until the next start bit is sent.
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In asynchronous transmissions, no separate clock is provided to the receiver, Correct
reception of data is guaranteed by keeping all bit lengths equal. The receiver will synchronise
from the first falling edge of the start bit and it determines the next sampling time with its
own timer.
The bit length is determined by the baud rate of communication. In a UART, the baud rate is
equal to the number of bits transmitted per second. The transmitter and receiver has to be set
up using the same baud rate for correct reception. The falling edge of the start bit generates
an initial interrupt (using an external interrupt). The interrupt starts Timer/CounterO and
presets it to time out in exactly 1.5 bit lengths. This 1.5 bit length delay is required to
generate the next sampling event at the bit-center of the first data bit. The next eight
interrupts are generated by a predefined delay (1 bit length), using Timer/CounterO. Figure
F-2 shows the flow diagram for receiving serial data.
WAIT FOR START-BIT
WAIT 1.5 BIT LENGTHS
SAMPLE DATABIT
WAIT 1 BIT LENGTHS
INCREMENT BIT-COUNTER
N
FINISHED - BYTE RECEIVED
Figure F-2 Flow diagram of serial data reception [51]
Transmitting data is less complex, as all bits have equal length and the timer can be preset at a
constant delay (1 bit-length). The first bit is the start-bit and this is always a logical zero.
The data bits can then be shifted out, LSB (least significant bit) first and MSB (most
significant bit) last. Finally, the last bit is a stop bit. This is always a logical one. Figure F-3
shows the flow diagram for transmitting serial data.
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SEND START-BiT (LOW)
WAiT 1 BiT LENGTH
SHiFT OUT DATA BiTS
iNCREMENT BiT-COUNTER
N
WAiT 1 BiT LENGTH
SEND THE STOP BiT (HiGH)
WAiT 2 BiT LENGTHS
FiNiSHED - BYTE TRANSMiTIED
Figure F-3 Flow diagram of serial data transmission [51]
F.3 Implementation
These software VART routines use Timer/CounterO and one external interrupt. The clock
provided to the MCV wi11limit the maximum baud rate obtainable. This software VART is
capable of handling baud rates up to 38.400 kbitls, at IMHz clock frequency. At this speed
nearly all computing power is used, but the MCV is still available for other tasks between
each byte being transmitted. The bit length is determined by the number of cycles ( C times
N) required to generate another overflow. with the Timer/Counter. 256-N is the value pre
stored in Timer/CounterO and C is the Timer/CounterO prescaling factor, as described in the
T/C Prescaler section in the AVR datasheet [46]. N can be calculated using the following
equation, where Xtal is the frequency of the system:
N = Xtal---l--
Baudratex C
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Note that the prescaling factor C should be either 1,8,64,256, or 1024. The minimum value
of N times C is 17. If N times C is set to be smaller, the overflow will occur even before the
Timer/Counter interrupt handler has finished. The maximum value ofN is (170+20/C), as the
receiver has to generate a delay of 1.5 bit periods when receiving the start bit. Thus,
17 20
-~N~170+-C C
F.4 UART Initialisation
Before data can be transferred using the UART, it has to be initialized by calling subroutine
uart init. This subroutine will set up the Timer/CounterO prescaler and enable the
Timer/CounterO and external interrupt needed for communication. Upon return from the
subroutine, a'sei' instruction should follow to enable global interrupts. This will enable the
UART. By issuing a 'eli' instruction at a later time, the UART can be disabled.
UART_INIT
U_TMP r PRESCALE
TCCRO r U_TMP
U_TMP r INTO
MCUCR r U_TMP
U_STATUS rO
RETURN
Figure F-4 UART initialisation flow diagram [51]
F.5 Byte Transmission
Routine uart transmit is used to transmit data. It sets the transmit- and busy-flags, disables
the external interrupt (this also disables reception), sets the correct baud rate and sets the start
bit.
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This routine cancels all other pending activities. Calling uart fransmit will clear the UART
shift register u_buffer, clearing any data currently stored in this register. If called while
receiving data, the transmitted data may be corrupted if a Timer/Counter overflow interrupt
occurs while executing this subroutine. By waiting until the BUSY flag is cleared in u_status,
safe transmissions are guaranteed.
UART _TRANSMIT
U_STATUS (- BUSY v TO
U_TMP (- 0
GIMSK (- U_TMP
U_BIT_CNT (- $FF
U_BUFFER (- U_TRANSMIT
U_TMP (- TOIEO
TIFR (- U_TMP
TIMSK (- U_TMP
U_RELOAO (- (256 N + 8 + C)
U_TMP(-(256 N+14+C)
TCNTO (- U_TMP
PORTO(P04) (- 0
RETURN
Figure F-5 UART transmission flow diagram [51]
F.6 UART Status Byte
The u_status byte is used by all functions. It implements three status bytes:
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• BUSY: This bit indicates whether the UART is busy. If only the busy bit is set, the
UART is in data receive mode.
• TD: This bit is used in conjunction with the Busy-flag. If this bit is set, the UART is
currently transmitting data. The bit is set by routine uart_transmit, and is automatically
cleared after the stop bit has been sent in routine timO_ovf.
• RDR: This bit is set whenever u_buffer contains valid received data (Receive Data
Ready). When the UART begins to transmit or receive, this bit will be cleared. The bit
can also be cleared by software after received data has been read from u_buffer.
Software will detect whether incoming data is present by reading the RDR-bit. Whenever this
bit goes high, new data has arrived. If the software is waiting for available time to send data,
it can read the BUSY flag, and call uart_transmit whenever this flag is cleared. The u_status
byte is read-only and should not be altered by user software. The RDR bit is cleared by
software using a cbr (Clear Bit in Register) instruction, operating directly on the u_status
register.
F.7 Interrupt Service Routines
Timer Overflow Interrupt Service Routine
This routine takes care of sending and receiving each bit in the transmission. The routine is
called automatically on Timer/Counter overflow, to send or receive the next bit. The
Timer/Counter overflow interrupt is enabled by uart_transmit or extO_int when transmitting
or receiving data. Upon entering this ISR 1, the Timer/Counter is preset to give the next
overflow in one bit length. Then the next bit is handled, before this routine exits. If the
received bit was the stop bit, the Timer/Counter overflow interrupt is cleared, and the external
interrupt is enabled.
1 Interrupt Service Routine
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N
ROR U_BUFFER
U_TMP ~ SREG
N
TCNTO ~ U_RELOAD
U_BIT_CNT ~ U_BIT_CNT + 1
LSR U_BUFFER
SREG ~ U_TMP
RDR ~ 1, BUSY ~ 0
SREG~ RO
GIMSK ~ U_TMP
U_TMP ~ 0
170
PD4 ~ U_BUFFER (LSB)
Y
Figure F-6 Flow diagram for the Timer Overflow interrupt (timO_ovj) [51]
External Interrupt Service Routine
The external interrupt 0 is active whenever the UART is idle, Upon an external interrupt, the
ext _intO routine is called, This routine initiates the reception of serial data. An external
interrupt occurs on a falling edge on the INTO pin (a falling edge marks the beginning of the
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start-bit). This activates the Timer/Counter overflow interrupt and generates a 1.5 bit delay
for the first start bit. Before exiting, the external interrupt is disabled to prevent falling edges
in the incoming byte from reinitializing the receiver.
EXT_INTO
RO f-- SREG
U_STATUS f-- BUSY
U_TMP f-- 256 (N x 1.5) + 29 ...C
TCNTO f-- U_TMP
U_TMP f-- TOIEO
TIFR f-- U_TMP
TIMSK f-- U_TMP
U_BIT _CNT f-- 0
GIMSK f-- 0
U_RELOAD f-- 256 N + 8
SREG f-- RO
RETURN
Figure F-7 External interrupt service routine (ext_intO) [51]
F.8 Conclusion
In the implementation, some lO-registers are manipulated without preserving current register
settings. In the case of GIMSK, GIFR, TIMSK, and TIFR [46], altering these registers might
also affect the operation of other peripherals. Software should normally manipulate the bits
needed, preserving the rest, but to speed up the UART, the routines sets these registers by
brute force. Any other bits that were in use, will be cleared. If other peripherals are being
used, all UART routines must be extended to preserve all other flags.
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In this appendix, the theory for a software UART has been discussed. The microcontroller is
capable of using 38400 baud at IMHz clock frequency. The UART is initialized by calling
uart_init and enabling global interrupts. If the UART is idle, it will automatically receive
incoming data. To transmit data, subroutine uart_transmit is called with the transmission data
stored in u transmit.
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Appendix G
Microcontroller Code Listings
G.1 Software DART Program Code
II Interrupt driven software UART
link 0,$60
Program Test;
uses Intlib;
(#p abs OJ
Procedure Startup;
Begin
Asm
.jmp Reset
.jmp@TestISUART_Rx
.jmp INT1
.jmp ICP1
.jmp aCA
.jmp aCB
.jmp @TestITim1_overflow_lnt
.jmp @TestITimO_overflow_lnt
;.jmp SPICmpl
;.jmp RXCmpl
;.jmp UDREmpt
;.jmp TxCmpl
;.jmp AnaComp
INT1:
ICP1:
DCA:
DCB:
reti
Reset:
.jmp @Test
end;
end;
(#p code)
II Dummy procedure with startup code
II End of assembler entry
II End of dummy procedure
Const
SUART _BufSize = 16;
SUART _BufMask = 15;
SUART _RDR = 0;
II Software UART Constants
111,2,4,8,16,32,64,128 or 256 bytes
II must be one less than the buffer size
II Flags in software UART status byte
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SUART _MSGDone = 1;
SUART_TD = 6;
SUART _BUSY = 7;
Var
II Software UART variables
Status,Bitcount,Reload,Buffer: Byte; II working registers
SUART _RxData : Byte; II Data received
SUART _BufData : Byte; II Data to be transmitted
SUART _Buf: array[O ..SUART _BufSize-1) of Byte; II Buffer to store SUART incoming data
SUART _Head,SUART _Tail,Tmphead,Tmptail : Byte;11Buffer head and tail pointers
II Other variables
II Count value for delay generator
II General purpose count variable
DelCount : Word;
Counter: Byte;
I1-------------------------------------------------- Software UART Section -----------------------------------------------------
Procedure SUART _Init;
Begin
Counter := 0;
SUART_Tail := 0;
SUART _Head := 0;
Repeat
SUART _Buf[Counter) := 0;
inc(Counter);
until Counter = SUART _BufSize;
Asm
PreScSlctTimO equ 2
PreScSlctTim 1equ 1
Prescale equ B
CountVal equ 104
Idi R16,PreScSlctTimO
out TCCRO,R16
Idi R16,01000000B
out GIMSK,R16
Idi R16,00000010B
out MCUCR,R16
clr R16
sts Tes~Status,R16
sts Tes~Bitcount,R16
end;
end;
II Init Software UART
II Initialise buffer pointers
II Clear SUART buffer
; CK/B
; CK
; C Baudrate 9600 bps
;N
; R=2 -- prescaier select
; Start timerOand set clock source
; Set INTObit in GIMSK
; Enable external interrupt 0
; enable ISC01 bit to set interrupt ...
; ...on falling edges
; Erase status-byte
; Clear Statusbuffer
; Clear Bitcounter
Procedure SUART _Rx;
Begin
Asm
push R20
push R16
in R16,SREG
push R16
in R16,GIMSK
andi R16,10111111B
out GIMSK,R16
Idi R16,01000000B
sts Tes~Status,R16
II Ext int handler for software UART RX
; Store Status Register
; Mask bit INTO
; Disable external interrupt
; Set busy-flag (clear all others) ...
; ...in status register
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Idi R16,(256-(CountVal+CountVal/2)+(29/Prescale)); Set timer reload-value (to 1.5
out TCNTO,R16 ; bit len)for start bit. 29 = time delay that
; have already been used in this
; interrupt plus the time
; that will be used by the time
; delay between timer interrupt request
; and the actual sampling of the first
; data bit.
; Set bit TOVO and TOV1 ...
; ... to clear TimerO& Timer1 overflow flags
; Set bit TOlEO to enable TimO ovrf int
Idi R16,00000010B
out TlFR,R16
out TlMSK,R16
Start_ Timer1:
Idi R19preScSlctTim1
out TCCR1B,R19
Idi R19,$D9
Idi R20,$7C
out TCNT1H,R19
out TCNT1L,R20
clrR16
sts TestlBitcount, R16
Idi R16, (256-CountVal+(B/Prescale))
sts TestlReload,R16
Wait:
; Laad prescaier select, start timer1
; Start Timer1 for message timeout(CS10=1)
; High byte of 1101100101111100 (55 676)
; Low byte of the above
; Timer1 timeout reload value
; Clear bit counter
; Set reload-value (constant)=10011001
sei ; Enable interrupts again (for timer int)
; Ids R17, Tes~Status
; Test if RDR bit is set in status(bitO in R17)
; If not, wait for timer ints to finish
sbrs R17,0
.jmp Wait
clr R17
sts Tes~Status,R17
Idi R19,01000000B
out GIFR,R19
out GIMSK,R19
Idi R19, 10000000B
out TlFR,R19
out TIMSK,R19
push R21
push R20
push R17
push R16
end;
; Clear Status byte
; Clear INTO flag and ...
; ...enable extemallntO
; Clear timer overflow flags
; Disable TimerO int, enable Timer1 ovf int
; Store registers used in Add_SUARTBuffer
II Pascal procedure Add_SUARTBuffer
Tmphead := ( SUART _Head + 1 ) and SUART _BufMask;// Calculate new buffer index
SUART_Head := Tmphead; II store new index
If Tmphead > SUART _BufSize then II buffer rollover
Begin
SUART _Head := 0; II reset buffer pointers
Tmphead := 0;
end;
SUART _Buf{Tmphead] := SUART _RxData; II store received data in buffer
_PORTA:= SUART_Buf[Tmphead]; II TEST
Asm
pop R16
pop R17
pop R20
; Restore regs used in Add_SUARTBuffer
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pop R21
pop R16
out SREG,R16
pop R16
pop R20
reti
end;
end;
Procedure TimO_overflow_lnt;
Begin
Asm
in R19,SREG
push R19
Ids R19,TestlReload
out TCNTO,R19
Ids R16,Tes~Bitcount
inc R16
Ids R17,Tes~Status
sbrs R17,!
.jmp timO_receive
sbrc R16,3
.jmp timO_stopb
Ids R18,TestlBuffer
sbrc R18,O
sbi PORTB,PB4
sbrs R18,O
cbi PORTB,PB4
Isr R18
sts Tes~Buffer,R18
sts Tes~Bitcount,R16
pop R19
out SREG,R19
reti
timO_stopb:
sbi PORTB,PB4
sbrs R16,O
.jmp timO_ret
clr R19
sts Tes~Status,R19
out TlFR,R19
out TIMSK,R19
Idi R19,01000000B
out GIMSK,R19
timO_comp/ete:
timO_ret:
sbi PORTB,3
cbi PORTB,3
sts Tes~BitCount,R16
pop R19
out SREG,R19
reti
timO_receive:
; Restore SREG
II TimerO overflow interrupt
; Store status register
; Reload timer
; Increment bit counter
; if transmit-bit (TO) set
; goto receive
; if bit 3 in bitcount (> 7) is set...
; ...then jump to stop-bit routine
; if LSB in buffer is 1
; Set transmit to 1
; if LSB in buffer is 0
; Set transmit to 0
; Shift buffer right
; Restore SREG
; Generate stop-bit
; if bitcount==8 (stop-bit) then do another ...
; ...stop bit --> jump to exit
; clear status flags
; Clear timer overflow flag
; Disab/e timer interrupt
; ...enable external IntO
; bitcount = 9
; Test
; Store bit counter
; Restore status register
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; Set carry
; if PD2=LOW <=== SAMPLE HERE
; clear carry
; Shift carry into data
; Store SREG
; if bitcount!=9 (must sample stop-bit)
; exit interrupt
; Get old SREG
; Rotate back data (get rid of stop-bit)
; Set TOV1 in TIFR to...
; ...clear timer 1 overflow flag
; High byte of
; Low byte of the above
; Timer1 timeout reload value
sec
sbis PIND,2
cIc
ror R15
in R19,SREG
cpi R16,9
brne timO_ret
out SREG,R19
rol R15
Idi R19, 10000000B
out TlFR,R19
Idi R19,$D9
Idi R20,$7C
out TCNT1H,R19
out TCNT1L,R20
sts Tes~SUART_RxData,R15
Idi R17,00000001B
sts Tes~Status,R17
.jmp timO_complete
end;
end;
; Store rx byte to SRAM(SUART_RxData)
; Clear busy,set Data Receive Ready(RDR)
; Store Statusbyte for external usage
Procedure Tim1_overflow_lnt;
Begin
Asm
push R16
in R16,SREG
push R16
Idi R16,OOOOOO1OB
sts Tes~Status,R16
sbi PORTB,O
cbi PORTB,O
in R16, TlFR
andi R16, 11111111 B
out TlFR,R16
in R16,TlMSK
andi R16,01111111B
out TIMSK,R16
pop R16
out SREG,R16
pop R16
reti
end;
end;
/I Returns true if GPS message timeout
; Store R16
; Store SREG
; Set SUART_MSGDone bit in Status
; Store status register
; Test
; Clear TOV1 flag
; Clear TOIE1 bit in TIMSK
; Disable timer1 overflow interrupt
; Restore R16
; Restore SREG
Procedure Read_SUARTBuffer; II Procedure to read from Software UART buffer
Begin
Tmptail := ( SUART_Tail + 1 ) and SUART_BufMask;/1 calculate buffer index
SUART_Tail := Tmptail; II store new index
SUART_BufData := SUART_Buf[Tmptail]; /I return data
_PORTA:= SUART_BufData; /I TEST
end;
Procedure SUART_Tx( Data: byte);
Begin
II Software UART data send routine
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Asm
clr R16
out GIMSK,R16
ser R16
sts Tes~BitCount,R16
Ids R16,Tes~SUART_TxIData
sts Tes~Buffer,R16
Idi R16,00000010B
out TIFR,R16
out TIMSK,R16
Idi R16, 11000000B
sts Tes~Status,R16
Idi R16,(256-CountVal+(BIPrescale))
sts Tes~Reload,R16
Idi R16,(256-CountVal+(14IPrescale))
out TCNTO,R16
ebi PORTB,PB4
end;
end;
; Disable extemal interrupt
; Erase bit-counter (set all bits)
; Copy transmit-data to buffer
; Store data in output buffer
; Set bit 1 (TOIEO) in TIFR
; clear TICOoverflow flag
; enable TICOoverflow int
; Set BUSY & Tx(TD) flags
; Set reload value
; Set timer delay to first bit
; Set timer reload-value (1 bit)
; Clear output (start-bit)
Function SUART _TxBusy : Boolean; //Is Software UART busy? True=yes
Begin
If (BitHi(Status,SUART _TD) OR BitHi(Status,SUART _BUSY))
then Begin /I If Transmit is in progress, return true
SUART _TxBusy := True; /I UART Tx is busy
end else SUART _TxBusy := False; /I UART Tx is not busy
end;
I/---------------------------------------------------Ma in prog ram Section ------------------------------------------------------
Begin
_SPL:= 10(_RAMEND);
_SPH := hi(_RAMEND);
_DDRA := $FF;
_DDRB := $FF;
_DDRC := $FF;
_DDRD := $FF;
_PORTA:= 0;
_PORTB := %00010000;
_PORTD := $FF;
/I Start of main program
SUART _Init;
EI;
Repeat
_PORTA:= 0;
Repeat
until BitHi(Status,SUART _MSGDone);
status:= 0;
Repeat
Read_SUARTBuffer;
SUART _Tx(SUART _BufData);
while SUART _TxBusy do;
until SUART_Head = SUART_Tail;
until false;
End.
I/Initialise SoftwareUART
/I Enable all interrupts
/1 Wait for message to complete
II Clear status byte
/1 Transmit SUART _BufData
/1 Wait for transmit procedure to finish
/I repeat until tail pointer = head pointer
/I End of main program
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II-------------------------------------------------------------- END -------------------------------------------------------------
G.2 System Test Program Code
II System Test (Backplane) program
link 0,$60
Program Backplane; Vector Shortjmp 0;
Uses Intlib; II Changed JMP to .JMP in original
II "intlib.asm" library
Const
GreenlED = 6;
ReadFIFO = 5;
TrigOUT = 4;
EN_FIFODATA = 3;
NotEmpty = 2;
II PortO pins
II Trigger generated FOR GPS board
II Enable FIFO data read
TrigCnt = 10;
PCBaud = 51; II 9600 baud UART connected to PC
Var
Delcount : word;
TrigCount : byte;
Flag: byte;
Count: byte;
PClnData : byte;
Data: byte;
Procedure Delay(DelayValue :Word);
Begin
Delcount := 0;
while DelCount < DelayValue do
Inc(DeICount);
end;
II Delay value
Procedure Generate_Trigger;
Begin
SetIOBit(_PORTD,TrigOUT);
delay(7000);
ClrIOBit(_PORTD,TrigOUT);
end;
Procedure Gen_Triglnt; Vector Shortjmp INT1addr; II Switch on LED when Gen_trigger is received
begin
Interrupt_entry;
ClrIOBit(_PortD,GreenLED);
Delay(20000);
SetIOBit(_PortD,GreenLED);
Interrupt_exit;
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end;
Procedure InitPCUART;
begin
_UBRR := PCBaud;
_UCR := _RXCIE or _RXEN or _ TXEN;
end;
Procedure ReadFIFOData;
Var
FIFODATA : byte;
begin
while IOBitHigh(_PinD,NotEmpty) do
begin
SetiOBit(_PortD,5);
SetiOBit(_PortD, EN_FI FODA TA);
Delay(500);
Data := _PinB;
ClrIOBit(_PortD,5);
Delay(100);
ClrIOBit(_PortD,EN_FIFODATA);
_UDR := Data;
while IOBitLow(_USR,_UDRE) do;
end;
end;
Procedure PC_Rxlnt; Vector ShortJmp URXCaddr;
begin
Interrupt_Entry;
PClnData := _UDR;
if PClnData = $52 then Flag := 1 else Flag := 0;
Interrupt_Exit;
end;
Procedure WaitForData;
begin
Repeat until Flag = 1;
Flag := 0;
ReadFIFOData;
end;
Procedure InitPorts;
begin
_DDRB := $00;
_PORTB := $00;
_DDRD := %01111000;
_PORTD := %01000000;
_MCUCR:= _ISC11 or _ISC10;
_GIMSK := _INT1;
TrigCount := 0;
Count:= 0;
Flag:= 0;
InitPCUART;
EI;
SetiOBit(_PORTD,TrigOUT);
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II initialize PC UARTO
II set Baud rate for 8MHz crystal
II enable Rx, Tx & Rx complete int for PC
II Until FIFO is empty (lEF = low)
II Initiate read from FIFO
II Open latch
II Stop read
II Open latch
II wait for Tx to finish
II Rx from PC complete interrupt routine
II read received data
II Inputs to read FIFO
II PD6,PD5,PD4 set as outputs
II LED off
II Rising edge of trigger calls interrupt
II Enable interrupt 0 (trigger interrupt)
II enable global interrupts
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ClrIOBit(_PORTD,TrigOUT);
end;
Begin
_SPL := lo(_RAMEND);
InitPorts;
Repeat
delay(60000);
inc(Count);
until count = 35;
repeat
Generate_Trigger;
delay(60000);
delay(60000);
delay(60000);
delay(60000);
delay(60000);
delay(60000);
Inc(TrigCount);
until TrigCount = TrigCnt;
Repeat
WaitForData;
until false;
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1/ Main program code
II Set stackpointer
II Endless loop
end.
11--------------------------------------------- END ------------------------------------------------------------------------------------
G.3 Main Control Program Code
II GPS timestamping system program code
link 0,$60
Program GPS; Vector LongJmp 0;
uses INTLlB;
Type
CmdString = String[13];
const
FIFO_EF = 0;
FIFO_FF = 1;
RTCSet =4;
PPS = 2;
Triglnterrupt = 3;
Control2 = 4;
/1code from address 0, data from 60H
II Port B pins
/1 FIFO Empty Flag control signal (I)
II FIFO Full flag (I)
II RTC set signal (0)
II Port 0 pins
1/1 PPS (I)
" Trigger Interrupt signal (I)
II HMSEqual control pin (110)
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Not_Ready = 5;
Not_Write = 6;
Not_Read = 7;
RedlEO = 1;
GreenlEO = 2;
GPSBaud = 62;
GPS_RxBuf_Size = 32;
GPS_RxBuf_Mask = 31;
PCBaud = 62;
PC_RxBuf_Size = 64;
PC_TxBuf_Size = 256;
PC_RxBuf_Mask = 63;
PC_ TxBuf_Mask = 255;
GenTrigOataSize= 64;
GenTrigOataMask= 63;
TrigOataSize = 256;
TrigSizeMask = 255;
SetRTCSec
SetRTCMin
SetRTCHrs
SetCompSec
SetCompMin
SetCompHrs
RTCSecOut
RTCMinOut
RTCHrsOut
= $11;
= $12;
= $13;
= $14;
= $15;
= $16;
= $17;
= $18;
= $19;
UsCountHigh = $81;
UsCountMid = $82;
UsCountLow = $83;
UsCompHigh = $84;
UsCompMid = $85;
UsCompLow = $86;
FIFOWrite = $87;
FIFORead = $88;
FIFOReset = $89;
GPS_OK_LEO_ON
Ready_LED _ON
Trigger_LEO_ON = $8C;
GPS_OK_LEO_OFF = $80;
Ready_LEO_OFF = $8E;
Trigger_LEO_OFF= $8F;
= $8A;
= $8B;
PPSCountValue = 5;
StoreToRTC = True;
OontStoreToRTC = False;
var
GPS_RxBuf : array[0 ..GPS_RxBuf_Size-1] of byte;
II System ready signal (0)
II Write data signal (0)
II Read data signal (0)
II PortE pins
II PortE red LEO(O)
II PortE green LEO(O)
119600 baud UART1 connected to GPS
111,2,4,8,16,32,64,128 or 256 bytes
119600 baud UARTO connected to PC
111,2,4,8,16,32,64,128 or 256 bytes
111,2,4,8,16,32,64,128 or 256 bytes
II Trigger buffers sizes
II RTC register addresses
II Microsecond counter register adresses
II FIFO control addresses
II Indicator LEOs ON
II Indicator LEOs OFF
II Amount of seconds to warm start GPS
II Store to RTC commands
II GPS UART Rx buffer
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GPS_RxHead
GPS_RxTail
Command
GPSErr
PPSCount
: byte;
: byte;
: CmdString;
: byte;
: word;
PC_RxBuf
PC_ TxBuf
PC_RxHead
PC_RxTail
PC_TxHead
PC_TxTail
CRC16
TxDoneFlag
: array[O ..PC_RxBuf_Size-1] of byte;
: array[O ..PC_ TxBuf_Size-1] of byte;
: byte;
: byte;
: byte;
: byte;
: word;
: byte;
GenTrigData : array[O ..GenTrigDataSize-1] of byte;
GenTrigHead : byte;
GenTrigTail : byte;
GenTrigCounter: byte;
TriggerData
TrigHead
TrigTail: byte;
: array[O ..TrigDataSize-1] of byte;
: byte;
Reg Data : byte;
Temp : byte;
Store : boolean;
Seconds : byte;
Minutes : byte;
Hours : byte;
Month : byte;
Day : byte;
YearHigh : byte;
YearLow : byte;
Trig Sec : byte;
Trig Min : byte;
TrigHr : byte;
TrigUsHigh : byte;
TrigUsMid : byte;
TrigUsLow : byte;
TrigCounter : byte;
CompareHrs : byte;
CompareMin : byte;
CompareSec : byte;
CompareUsHi : byte;
CompareUsMid : byte;
CompareUsLow : byte;
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II GPS Rx buffer head & tail pointers
II Storage space for message to be sent to GPS
II GPS Error status register
II Count variable for PPS counter
II PC UART Rx buffer
II PC UART Tx buffer
II PC Rx buffer head & tail pointers
II PC Tx buffer head & tail pointers
II CRC16 word variable
II Is transmit done?
II Buffer for generated trigger data
II Count generated triggers
II Copy of FIFO memory
II Trigger data buffer pointers
II Temp register for data from databus
II Should GPS time be stored to RTC?
II Storage registers for GPS time
II Storage for date (to be stored in FIFO
II Century
II Decade
II Time when trigger was received
II This is also stored in FIFO
II Count amount of triggers received
II Temporary storage for compare registers
11----------------------------------------------- EP LD Ro uti nes ---------------------------------------------------------------------------
Procedure Delay(DelayValue : Word);
Var Delcount : word;
II Delay generation procedure
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begin
Delcount := 0;
while DelCount < DelayValue do Inc(DeICount);
end;
Procedure GetData(Var Data: byte; Address: byte);
Var
Value: byte;
begin
_DDRA:= 0;
_PortA:= 0;
_PortC := Address;
asm
nop
nop
nop
nop
nop
nop
nop
end;
ClrIOBit{_PortD,NOT _READ);
asm
nop
nop
nop
nop
nop
nop
nop
nop
push R16
in R16,PinA
sts GPSIGetDataIValue,R16
pop R16
end;
Data := Value;
Set IOBit{_PortD, NOT _READ);
end;
Procedure WriteData(Data,Address : byte);
begin
_DORA := $FF;
_PortA:= 0;
_PortC := Address;
_PortA := Data;
Delay(200);
ClrIOBit{_PortD,NOT _WRITE);
SetiOBit{_PortD,NOT_WRITE);
_DDRA:= 0;
_PortA:= 0;
_PortC := 0;
end;
Procedure GPS_Error;
II Gets data from 'address'->
II and puts it into 'registerdata'
II PortA (Databus) set as inputs
II Internal pullups activated
1/ Output address on address bus
; wait for data latch to respond
II Initiate read from databus
; wait for Port A to stabilise
; Store R16
; Read databus value
; Store databus value in "Temp"
; Restore R16
II Stop read
II Write 'Data' to a register @'address'
II Databus set as outputs
II write out zeros on databus
II Put address on address bus
II Put data on databus
II Wait for buses to stabilise
/I Start write
II End write
II Release databus
II Clear Address bus
II Error in GPS communication
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begin
GPSErr:= 1;
SetIOBit(_PortE,RedLED);
WriteData(O,GPS_OK_LED_OFF);
end;
Procedure GPS_OK;
begin
If GPSErr = 0 then WriteData(O,GPS_OK_LED_ON);
end;
Procedure System_Ready;
begin
If GPSErr = 1 then exit;
WriteData(O,Ready_LED_ON);
end;
Procedure System_Busy;
begin
WriteData(O,Ready_LED_OFF);
end;
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II switch on 'GPS OK' LED
II Switch on 'System Ready' LED
II If other_error then exit; System NOT ready
II System busy
11-------------------------------------------- PC (UARTO) Communcation routines ------------------------------------------------------
Procedure ClearPCRxBuffer;
begin
PC_RxTail := 0;
PC_RxHead := 0;
end;
Procedure ClearPCTxBuffer;
begin
PC_TxTaii := 0;
PC_TxHead := 0;
end;
Procedure InitPCUART;
begin
_UBRRHI := 0;
_UBRRO := PCBaud;
_UCSROB:= _RXCIEO or _RXENO or _TXENO;
ClearPCRxBuffer;
ClearPCTxBuffer;
end;
Function DatalnPCRxBuf: boolean;
begin
DatalnPCRxBuf:= PC_RxHead <> PC_RxTail;
end;
Function RxByteFromPC : byte;
var
Tmptail : byte;
begin
if not(DatalnPCRxBuD then exit;
II clear PC buffers by clearing pointers
II initialize PC UARTO
/I Hi byte of UBRRO
II set Baud rate for 4MHz crystal
II enable Rx, Tx & Rx complete int for PC
II return 0 (FALSE) if the receive buffer is empty
II Read data from PC Rx buffer
II ...used by 'Service PC command' routine
II No data from PC --> exit
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Tmptail := (PC_RxTail + 1) and PC_RxBuf_Mask;
PC_RxTail := Tmptail;
RxByteFromPC := PC_RxBuf[Tmptail];
end;
Procedure TxByteToPC(Data : byte);
var
Tmphead : byte;
begin
System_busy;
Tmphead := (PC_ TxHead + 1) and PC_ TxBuf_Mask;
while Tmphead = PC_TxTail do;
PC_ TxBuf[Tmphead] := Data;
PC_ TxHead := Tmphead;
end;
Procedure PC_Rxlnt; Vector LongJmp URXCOaddr;
var
Data,Tmphead : byte;
begin
Interrupt_Entry;
System_Busy;
Data := _UDRO;
Tmphead := (PC_RxHead + 1) and PC_RxBuf_Mask;
PC_RxHead := Tmphead;
if Tmphead = PC_RxTail then ClearPCRxBuffer;
PC_RxBuf[Tmphead] := Data;
_TCCR1 B := $02;
_TIFR := _ TOV1 ;
_TIMSK:= _TOIE1;
_TCNT1 H := $FC;
_TCNT1 L := $00;
Interrupt_Exit;
end;
Function CRC16Correct: Boolean;
var
CRC16_Ctr: byte;
Index : byte;
begin
CRC16Correct:= false;
CRC16 := $FFFF;
Index := 1;
For Index := 1 to (PC_RxHead) do
begin
CRC16 := CRC16 xor PC_RxBuqindex];
CRC16_Ctr:= 0;
while CRC16_Ctr < 8 do
begin .
if (CRC16 and 1) = 1 then
begin
CRC16 := CRC16 shr 1 ;
CRC16:= CRC16 xor40961;
end else CRC16:= CRC16 shr 1 ;
inc(CRC16_Ctr);
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1/ calculate buffer index
II store new index
II return data
II Enables UART data reg empty interrupt
II calculate buffer index
II wait for free space in buffer
II store data in buffer
II store new index
II Rx from PC complete interrupt routine
II read received data
II calculate buffer index
II store new index
II if buffer overflow, do something here
II store received data in buffer
II Start timer for PC comms timeout (CK/8)
II Clear TOV1 flag in TIFR
II Timer1 overflow interrupt enable
II Reload timer for 2.13ms timeout
II Validate Rx message CRC16
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end;
end;
If CRC16 = 0 then CRC16Correct:= True
else CRC16Correct:= False;
end;
Procedure CalcCRC16;
var
CRC16_Ctr: byte;
Index : byte;
begin
CRC16 := $FFFF;
Index:= 1;
For Index := 1 to (PC_TxHead) do
begin
CRC16:= CRC16 xor PC_TxBuf[index];
CRC16_Ctr:= 0;
while CRC16_Ctr < 8 do
begin
if (CRC16 and 1) = 1 then
begin
CRC16 := CRC16 shr 1 ;
CRC16:= CRC16 xor40961;
end else CRC16 := CRC16 shr 1 ;
inc(CRC16_Ctr);
end;
end;
TxByteToPC(lo(CRC16));
TxByteToPC(hi( CRC16));
end;
Procedure StartTransmit;
begin
CalcCRC16;
TxDoneFlag := 0;
SetIOBit(_UCSROB,_UDRIEO);
while TxDoneFlag = 0 do;
System_Ready;
end;
Procedure PCUDREmptylnt; Vector LongJmp UDREOaddr;
var
Tmptail : byte;
begin
Interrupt_Entry;
TxDoneFlag := 0;
if PC_TxHead <> PC_TxTail then
begin
Tmptail := (PC_TxTail + 1 ) and PC_TxBuf_Mask;
PC_TxTail := Tmptail;
_UDRO := PC_TxBuf[Tmptail];
end else
Begin
ClrIOBit(_UCSROB,_UDRIEO);
TxDoneFlag := 1;
187
II if CRC(Data + CRC) = 0 then data is valid
II Calculate CRC-16 on data to be transmitted
II Add CRC16 bytes to message
II Transmit data in Tx buffer
II Calculate CRC16 of Tx message
II enable UDREO interrupt--> start Tx
II wait for transmit to finish
II Interrupt procedure that handles PC Tx
II All data in TXbuffer transmitted?
II calculate buffer index
II store new index
II start transmition
II disable UDRE interrupt
II Transmit is done
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end;
Interrupt_Exit;
end;
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11---------------------------------------- Trig ger Gen erated buffe r routi nes ------------------------------------------------------------
Procedure ClearGenTrigBuffer;
begin
GenTrigHead := 0;
GenTrigTaii := 0;
end;
Function GenTrigDatalnBuf: boolean;
begin
GenTrigDatalnBuf:= GenTrigHead <> GenTrigTail;
end;
Function GenTrigBufData : byte;
var
Tmptail : byte;
begin
if not(GenTrigDatalnBuD then exit;
Tmptail := (GenTrigTail + 1) and GenTrigDataMask;
GenTrigTaii := Tmptail;
GenTrigBufData := GenTrigData[Tmptail];
end;
Procedure StoreGenTrigData(Data : byte);
Var
Tmphead : byte;
begin
Tmphead := (GenTrigHead + 1) and GenTrigDataMask;
GenTrigHead := Tmphead;
if Tmphead = GenTrigTaii then ClearGenTrigBuffer;
GenTrigData[Tmphead] := Data;
end;
Procedure LogGenTrig;
begin
Inc(GenTrigCounter);
StoreGen Trig Data( Gen Trig Cou nter);
StoreGenTrig Data( day);
StoreGenTrigData(month);
StoreGenTrig Data( CompareHrs);
StoreGenTrigData(CompareMin);
StoreGen Trig Data( CompareSec);
StoreGenTrigData(CompareUsHi);
StoreGenTrigData(CompareUsMid);
Store GenT rig Data( CompareUsLow);
IIStoreGen Trig Data($OA);
end;
II Clear generated trigger data
II return false if buffer empty
II Get generated trigger data from buffer
II Exit subroutine if trig buffer is empty
II calculate buffer index
II store new index
II return data
II Store trigger data in buffer
II calculate buffer index
II Store new index
II software data buffer overflow
II store data in buffer
II Store date&time of generated trigger
11---------------------------------------- Trig ger Rece ived buffe r routi nes --------------------------------------------------------------
Procedure ClearTrigBuffer; II Clear trigger data
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begin
Trig Head := 0;
TrigTail := 0;
end;
Function TrigDatalnBuf : boolean;
begin
TrigDatalnBuf := Trig Head <> TrigTail;
end;
Function TrigBufData : byte;
var
Tmptail : byte;
begin
if not(TrigDatalnBuD then exit;
Tmptail := (TrigTail + 1) and TrigSizeMask;
TrigTail := Tmptail;
TrigBufData := TriggerData[Tmptail];
end;
Procedure StoreTrigDataBuf(Data : byte);
Var
Tmphead : byte;
begin
Tmphead := (Trig Head + 1) and TrigSizeMask;
TrigHead := Tmphead;
if Tmphead = TrigTaii then ClearTrigBuffer;
TriggerData[Tmphead] := Data;
end;
Procedure StoreTrigData;
buffer
begin
WriteData(TrigCounter,FIFOWrite);
WriteData(day,FIFOWrite);
WriteData(month,FIFOWrite);
WriteData(TrigHr,FIFOWrite);
WriteData(TrigMin,FIFOWrite);
WriteData(TrigSec,FIFOWrite);
WriteData(TrigUsHigh,FIFOWrite);
WriteData(TrigUsMid,FIFOWrite);
WriteData(TrigUsLow,FIFOWrite);
l/WriteData($OA, FI FOWrite);
Store Trig DataBuf(T rigCounter);
Store Trig DataBuf(day);
StoreTrigDataBuf(month);
StoreTrigDataBuf(TrigHr);
StoreTrigDataBuf(TrigMin);
Store T rig DataBuf(T rig Sec);
StoreTrigDataBuf(TrigUsHigh);
Store TrigDataBuf(Trig UsMid);
Store Trig DataBuf(T rig UsLow);
lIStore TrigDataBuf($OA);
end;
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/I return false if buffer empty
JJ Get trigger data from software data buffer
JJ Exit subroutine if trig buffer is empty
JJ calculate buffer index
JJ store new index
JJ return data
JJ Store trigger data in Software FIFO
JJ calculate buffer index
JJ Store new index
JJ software data buffer overflow
JJ store data in buffer
JJ Store data in FIFO memory & software data
JJ '#cImhmsuuu<CR>'
JJ FIFO message constructed and stored in FIFO
JJ Message ended with a <CR>
JJ Store data in software FIFO
JJ Trigger message ended with a <CR>
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Procedure TrigEvent; Vector LongJmp INT1addr;
begin
Interrupt_Entry;
SetIOBit(_PortD,Not_Ready);
inc(TrigCounter);
WriteData(O,Trigger_LED_ON);
WriteData(O,Ready_LED_OFF);
GetData(TrigHr,RTCHrsOut);
GetData(TrigMin,RTCMinOut);
GetData(TrigSec,RTCSecOut);
GetData(TrigUsHigh,UsCountHigh);
GetData(TrigUsMid,UsCountMid);
GetData(T rigUsLow,UsCountLow);
StoreTrigData;
Delay(700);
WriteData(O,Trigger_LED_OFF);
WriteData(O,Ready_LED_ON);
ClrlOBit(_PortD, Not_Ready);
Interrupt_Exit;
end;
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II Trigger interrupt handler
II System NOT ready for further triggers
II Number of this received trigger signal
II Get microsecond count
II Store data in FIFO & Software data buffer
II System READY for trigger signals
II---------------------------------------- PC command hand Ier section --------------------------------------------------------------------
Procedure SendTriggerTime;
begin
l/TxByteToPC($31);
Repeat
TxByteToPC(TrigBufData);
until TrigTail = Trighead;
Ilif IOBitLow(_PinB,FIFO_FF) then TxByteToPC($46)
II else TxByteToPC(O);
TxDoneFlag := 0;
SetlOBit(_ UCSROB,_UDRIEO);
while TxDoneFlag = 0 do;
System_Ready;
TrigTail := 0;
end;
Procedure SetCompare;
Var
Second,Minute,Hour: byte;
CompSec,CompMin,CompHour: byte;
RTCTime : Triplet absolute Second;
CompareTime : Triplet absolute Compsec;
begin
TxByteToPC($32);
GetData(Hour,RTCHrsOut);
GetData(Minute, RTCMinOut);
GetData(Second, RTCSecOut);
CompSec := CompareSec;
CompMin := CompareMin;
CompHour := CompareHrs;
if RTCTime>Compare Time then
begin
LogGenTrig;
II (1) Send trigger and compare data to PC
II Echo command number
II Send trigger data
II Transmit "F" to PC if FIFO is full
II enable UDREO interrupt--> start Tx
II wait for transmit to finish
II So that data can be retransmitted
II (2) Set time of next generated trigger
II Echo command number
II Read EPLD RTC
II Read compare registers
II Last comparetime is past, log it
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end;
CompareHrs := RxByteFromPC;
CompareMin := RxByteFromPC;
CompareSec := RxByteFromPC;
CompareUsHi := RxByteFromPC;
CompareUsMid := RxByteFromPC;
CompareUsLow := RxByteFromPC;
CompSec := CompareSec;
CompMin := CompareMin;
CompHour := CompareHrs;
if CompareTime>RTCTime then
begin
TxByteToPC($32);
WriteData(CompareHrs,SetCompHrs);
WriteData(CompareMin,SetCompMin);
WriteData(CompareSec, SetCompSec);
WriteData(CompareUsHi,UsCompHigh);
WriteData(CompareUsMid,UsCompMid);
WriteData( CompareUsLow, UsCompLow);
end
else TxByteToPC($33);
StartTransm it;
end;
Procedure ReadCompare;
begin
TxByteToPC($33);
TxByteToPC(CompareHrs);
TxByteToPC(CompareMin);
TxByteToPC(CompareSec);
TxByteToPC(CompareUsHi);
TxByteToPC(CompareUsMid);
TxByteToPC( CompareUsLow);
StartTransmit;
end;
Procedure GetTime(DoStore : boolean); Forward;
Procedure GetDate; Forward;
Procedure ReadRTC;
Var
Secs,Mins,Hrs: byte;
begin
GetData(Hrs,RTCHrsOut);
GetData(Mins,RTCMinOut);
GetData(Secs, RTCSecOut);
TxByteToPC(Hrs);
TxByteToPC(Mins);
TxByteToPC(Secs);
end;
Procedure CompareTimes;
Var
TimeError : byte;
Secs,Mins,Hrs : byte;
191
II Read compare time from PC
II Read compare registers
II Received VALID compare time
II Set Compare registers
II Received INVALID compare time
II (3) Get time of previous generated trigger
II Echo command number
II Forward declarations
II Read RTC and send to PC
II Read EPLD RTC
II (part of 4) Compare GPS&RTC time, send error
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begin
GetData(Hrs,RTCHrsOut);
GetData(Mins,RTCMinOut);
GetData(Secs,RTCSecOut);
TimeError := Hours - Hrs;
TxByteToPC(TimeError);
TimeError := Minutes - Mins;
TxByteToPC(TimeError);
TimeError := Seconds - Secs;
TxByteToPC(TimeError);
end;
Procedure GPS_RTC_Status;
Var
Secs,Mins,Hrs : byte;
begin
TxByteToPC($34);
GetDate;
TxByteToPC(day);
TxByteToPC(month);
TxByteToPC(YearHigh);
TxByteToPC(YearLow);
GetTime(DontStore ToRTC);
ReadRTC;
CompareTimes;
StartTransmit;
end;
Procedure SetRTC;
begin
TxByteToPC($35);
GetTime(Store ToRTC);
StartTransmit;
end;
Procedure ClearFIFO;
begin
TxByteToPC($36);
ClearTrigBuffer;
Repeat
WriteData(O,FIFORead);
untiIIOBitLow(_PinB,FIFO_EF);
StartTransmit;
end;
Procedure TestFIFO;
var
Text: string[20];
index: byte;
Data: char;
Store: byte;
begin
TxByteToPC($37);
Text := 'Katzenellenbogen';
Repeat
192
1/ Read EPLD RTC
II (4) Get GPS timeldate from GPS
II Echo Command number
II Get GPS Time and send to PC
II (5) Read GPS time and store to RTC
II Echo command number
II Carry out command
II Reply to PC
II (6) Clear FIFO memory (test procedure)
II Echo command number
II Read FIFO until empty
II Thus clearing FIFO memory
II (7) Fill FIFO memory (test procedure)
II Echo command number
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For index := 1 to length(Text) do
begin
Data := Text[index];
Store := byte(Data);
WriteData(Store ,FI FOWRITE);
end;
untiIIOBitLow(_PinB,FIFO_FF);
StartTransmit;
end;
Procedure SendGenTrigData;
begin
IlTxByte ToPC($38);
Repeat
TxByteToPC(GenTrigBufData);
until GenTrigTail = GenTrighead;
TxDoneFlag := 0;
SetIOBit(_ UCSROB,_ UDRI EO);
while TxDoneFlag = 0 do;
System_Ready;
GenTrigTail := 0;
end;
Procedure ClearGenTrig;
begin
TxByteToPC($39);
ClearGen Trig Buffer;
StartTransmit;
end;
Procedure SendErrorMsg;
begin
TxByteToPC($45fE'});
StartTransmit;
ClearPCTxBuffer;
ClearPCRxBuffer;
end;
Procedure ServiceComms;
Var
Command Byte : byte;
begin
If CRC16Correct = False then
begin
SendErrorMsg;
exit;
end;
Command Byte := RxByteFromPC;
ClearPCT xBuffer;
Case Command Byte of
$31 : SendTriggerTime;
$32 : SetCompare;
$33 : ReadCompare;
$34 : GPS_RTC_Status;
$35 : SetRTC;
193
/I Fill FIFO memory with "Katzenellenbogen"
/I (8) Send generated trigger data to PC
/I Echo command number
/I Send generated trigger data
/I enable UDREO interrupt--> start Tx
/I wait for transmit to finish
/I So that data can be retransmitted
/I (9) Clear generated trigger buffer
/I Echo command number
/I Error in communications
/I E = 'Error'
/I Respond to command received from PC
/I CRC16 on rx message is invalid
/I Send a error message to PC
/I Read command byte
/I Clear buffer for data to be sent
/I (1) Send trigger data
/I (2) Set time of trigger to be generated next
/I (3) Send time of previous generated trigger
/I (4) Send GPS,RTC and RTC error status to PC
/I (5) Set RTC with GPS time
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$36 : ClearFIFO;
$37: TestFIFO;
$38: SendGenTrigData;
$39: ClearGenTrig;
end;
ClearPCRxBuffer;
end;
Procedure Tim1_Ovflnt; Vector LongJmp OVF1addr;
begin
Interrupt_Entry;
_TIFR := _ TOV1;
_TIMSK:= 0;
_TCCR1 B := 0;
EI;
ServiceComms;
System_Ready;
Interrupt_Exit;
end;
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II (6) Clear FIFO memory
II (7) Fill FIFO with test data
II (8) Send generated trigger data to PC
II (9) Clear generated trigger buffer
II Get ready for next command
II PC command service interrupt routine
II Clear timer1 overflow flag
II Disable timer1 overflow interrupt
II Stop timer1
II Process data received from PC
11---------------------------------------- GPS (UART 1) commu nication routines -------------------------------------------------------
Procedure ClearGPSRxBuffer;
begin
GPS_RxTail := 0;
GPS_RxHead := 0;
end;
Procedure InitGPSUART;
begin
_UBRRHI := 0;
_UBRR1 := GPSBaud;
SetIOBit(_UCSR1 B,_ TXEN1);
ClearGPSRxBuffer;
end;
Procedure WaitForGPSReply;
begin
SetiOBit(_UCSR1 B,_RXCIE1);
SetIOBit(_UCSR1 B,_RXEN1);
while IOBitLow(_ TIFR,_ TOV1) do;
_TIFR := _ TOV1;
_TCCR1B:= 0;
System_Ready;
end;
Function DatalnGPSRxBuf : boolean;
begin
DatalnGPSRxBuf:= GPS_RxHead <> GPS_RxTail;
end;
Function BytelnGPSRxBuf : byte;
var
Tmptail : byte;
begin
II Clear receive buffer
II initialize GPS UART1
II Hi byte of UBRR1
II set Baud rate for 4MHz crystal
II switch on UART1 transmitter
II Receive message string from GPS
II Enable receiver & Rx interrupt (UART1)
II Wait here for a GPS message to be received
II Clear timer overflow flag
II Stop the rx 'timeout' timer1
II return FALSE if the GPS rx buffer is empty
II Get byte from rx buffer
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if not(DatalnGPSRxBuQ then exit;
Tmptail := (GPS_RxTail + 1) and GPS_RxBuf_Mask;
GPS~RxTail := Tmptail;
BytelnGPSRxBuf := GPS_RxBuf[Tmptail];
end;
Procedure GPS_Rxlnt; Vector LongJmp URXC1 addr;
var
Data,Tmphead : byte;
begin
Interrupt_Entry;
Data:= _UDR1;
System_Busy;
Tmphead := (GPS_RxHead + 1) and GPS_RxBuf_Mask;
GPS_RxHead := Tmphead;
ifTmphead = GPS_RxTail then ClearGPSRxBuffer;
GPS_RxBuf[Tmphead] := Data;
_TCCR1B:= $02;
_TIFR:= _TOV1;
_TIMSK:= 0;
_TCNT1 H := $FC;
_TCNT1 L := $00;
Interrupt_Exit;
end;
Procedure Store Time;
begin
GPS_RxTaii := 4;
Hours := BytelnGPSRxBuf;
Minutes := BytelnGPSRxBuf;
Seconds := BytelnGPSRxBuf;
If Store = StoreToRTC then
begin
WriteData( Seconds, SetRTCSec);
WriteData(Minutes,SetRTCMin);
WriteData(Hours,SetRTCHrs);
SetIOBit(_PortB,RTCSet);
ClrIOBit(_PortB,RTCSet);
end else
begin
TxByteToPC(Hours);
TxByteToPC(Minutes);
TxByteToPC(Seconds);
end;
end;
Procedure StoreDate;
begin
GPS_RxTail := 4;
Month := BytelnGPSRxBuf;
Day := BytelnGPSRxBuf;
YearHigh := BytelnGPSRxBuf;
YearLow:= BytelnGPSRxBuf;
end;
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/I Exit subroutine if rx buffer is empty
II calculate buffer index
II store new index
II return data
II 'Rx from GPS complete' interrupt routine
/I read received data
II calculate buffer index
II store new index
/I Receive buffer overflow
II store received data in buffer
II Start timer for GPS message timeout (CK/8)
II Clear TOV1 flag in TIFR
II Overflow interrupt disable
II Reload timer for 2.13ms timeout
II Save time(received from GPS) to RTC
II Reset pointer to start of data
/I Get GPS time from GPS Rx buffer
II Set RTC with GPS time
II Send GPS time to PC
II Keep date when needed for FIFO store
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Procedure ProcessMessage;
var
index: byte;
TxMessage : char;
GPSRxBufData : byte;
checksum : byte;
Instr: String[4];
begin
System_Busy;
checksum := 0;
index:= 1;
while index <= 4 do
begin
TxMessage := Command[index);
GPSRxBufData := BytelnGPSRxBuf;
if byte(TxMessage) = GPSRxBufData then
begin
checksum := checksum XOR GPSRxBufData;
end
else Begin GPS_Error; exit; end;
inc(index);
end;
while GPS_RxTail < (GPS_RxHead - 3) do
begin
GPSRxBufData := BytelnGPSRxBuf;
checksum := checksum XOR GPSRxBufData;
end;
if checksum <> BytelnGPSRxBuf then
begin GPS_Error; exit; end;
GPS_OK;
Instr:= copy(Command,1 ,4);
If (Instr = '@@Aa') then StoreTime;
If (Instr = '@@Ac') then StoreDate;
ClearGPSRxBuffer;
System_Ready;
end;
Procedure SendCommand;
var
i: byte;
data: char;
begin
System_Busy;
i := 1;
while i <= length(Command) do
begin
data := Command[i];
_UDR1 := Byte(data);
while IOBitLow(_UCSR1A,_UDRE1) do;
inc(i);
end;
System_Ready;
WaitForGPSReply;
ProcessMessage;
end;
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II Validate received message & process it
/I Temp var for storage of Bytes in GPS Rx Buffer
/I Variable for calculating checksum
/I Check first four bytes of rx message
/I call 'read from GPS rx buffer' function
/I compare rx GPS byte with byte sent to GPS
/I Calculate checksum of first four bytes
/I rx message not what expected
/I read message until checksum is reached
/I call 'read from buffer' function
/I calculate checksum
/I checksum not equal to rx checksum-> invalid
/I Copy instruction section out of sendstring
/I store time received from GPS to RTC
/I Get date from GPS receiver
/I Message service done, clear receive buffer
/I Transmit the string 'Command'
/I Used as index variable
/I Command[O] = length of string
/I for the length of the string do ...
/I transmit bytes in string
/I wait for byte to be shifted out
/I Wait for GPS receiver to respond
/I Checksum and message checks
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Procedure GetTime(DoStore : boolean); /I Get time from GPS and store it in RTC
begin
lf DoStore = StoreToRTC then Store := StoreToRTC;
If DoStore = DontStoreToRTC then Store := DontStoreToRTC;
Command := '@@Aa'+#$FF+#$FF+#$FF+#$DF+#$OD+#$OA;
SendCommand; II Get time from GPS receiver
end;
Procedure GetDate;
begin
Command := '@@Ac'+#$FF+#$FF+#$FF+#$FF+#$22+#$OD+#$OA;
SendCommand; II Get date from GPS receiver
end;
Procedure GPSReceiverSetup;
begin
Command := '@@Aw'+#$01+#$37+#$OD+#$OA; II Time mode -->
SendCommand; II Set GPS to respond with UTC + GMT Offset
Command := '@@Ab'+#$00+#$02+#$00+#$21+#$OD+#$OA; II GMT offset -->
SendCommand; II +02:00
end;
Procedure StartGPS;
begin
GPSErr:= 0;
PPSCount := 0;
_MCUCR := _ISC01 or _ISCOO;
_GIMSK := _INTO;
EI;
repeat until PPSCount = PPSCountValue;
GPSReceiverSetup;
GetTime(StoreToRTC);
GetDate;
System_Ready;
_GIMSK:= 0;
_MCUCR:= 0;
_MCUCR:= _ISC11 or _ISC10 or _ISC01 or _ISCOO;
_GIMSK:= _INTO or _INT1;
end;
II Procedure to startup GPS receiver
II Rising edge of PPS calls interrupt
II Enable IntO(PPS)
II enable global interrupts
II wait for pps interrupts
II Send GPS setup commands
II Set RTC from GPS time
II Get Date from GPS
II Rising edge of Triglnterrupt calls interrupt
II Enable IntO(PPS)& Int1 (TrigInterrupt)
11--------------------------------------- Init Routines --------------------------------------------------------------------------------
Procedure InitPorts;
begin
_DORA := 0;
_PortA:= 0;
_DORS := %00011000;
_PortS := %00001000;
_DDRC := $FF;
_PortC := 0;
_OORD := %11100010;
_PortD:= %11110010;
_DORE := $FF;
_PortE:= 0;
II Setup controller IlO ports
II and port initial values
II Data bus -- set as input OR output
II Tri-state data-bus for startup
II Control signals
II Init port values
II Address bus -- always set as outputs
II Write Zero out to address bus
II Control signals
II Init port values
II Outputs
II Init port values
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end;
Procedure ClearGeneratedTime;
Var
Secs,Mins,Hrs : byte;
begin
GetData(Hrs,RTCHrsOut);
GetData(Mins, RTCMinOut);
GetData( Secs, RTCSecOut);
WriteData(Hrs,SetCompHrs);
WriteData(Mins,SetCompMin);
WriteData(Secs,SetCompSec);
WriteData(O,UsCompHigh);
WriteData(O, UsCompMid);
WriteData(O,UsCompLow);
CompareHrs := Hrs;
CompareMin := Mins;
CompareSec := Secs;
CompareUsHi := 0;
CompareUsMid := 0;
CompareUsLow := 0;
end;
Procedure Init;
begin
InitPorts;
WriteData(O,GPS_OK_LED_OFF);
WriteData(O ,Ready_LEO_OFF);
WriteData(O, Trigger_LED _OFF);
InitGPSUART;
InitPCUART;
StartGPS;
TrigCounter := 0;
GenTrigCounter := 0;
Cl rlOBit(_PortD, Not_Ready);
ClearTrigBuffer;
Repeat
WriteData(O,FIFORead);
untiIIOBitLow(_PinB,FIFO_EF);
WriteData(O,FIFOReset);
ClearGen Trig Buffer;
ClearGeneratedTime;
end;
Procedure PPSlnterrupt; Vector LongJmp INTOaddr;
begin
interrupt_entry;
SetiOBit(_PortD,Not_Ready);
inc(PPSCount);
if PPSCount = 3600 then
Begin
EI;
GetTime(StoreToRTC);
GetDate;
PPSCount := 0;
198
/Ilnit Compare registers
II Read RTC time
II Store Startup time
II Init UART connected to GPS receiver
Illnit UART connected to PC
II Init GPS Receiver
II Ready to receive trigger signals
/I Clear Trigger Data
II Read FIFO until empty
II --> clearing FIFO memory
/I Reset FIFO
II Handles 1PPS interrupt from GPS at startup
/I Trigger signals blocked
/I Update RTC every 3600 seconds,
II or 1 hour (60 minutes)
/I Enable ints for trigger & GPS Comms
/I Store current GPS time to RTC
II Get Date
/I Reset PPS counter
Stellenbosch University http://scholar.sun.ac.za
AppendixG: Microcontroller Code Listings 199
end;
Cl rlOBit(_PortD INot_Ready);
interrupt_exit;
end;
// Ready to receive trigger signal again
//------------------------------------------- Main program section ---------------------------------------------------------------------------
begin
_SPL:=lo(_RAMEND);
_SPH:=hi(_RAMEND);
Init;
Repeat until False;
end.
//-------------------------------------------------------- END -------------------------------------------------------------------------------------
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Appendix H
LabVIEW™ Program Diagrams
This Appendix presents complete LabVIEW™ program diagrams, describing the GPS Based
Time Stamping and Scheduling System PC control software. The program flow diagram is
presented in chapter 7.
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Front Panel
Controls and Indicators
1Cï£]1 Configure
1Cï£]1 Exit
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" T F U Close Port
Click here to set GPSTimestamp system onboard RTC to GPS time
II TF *' Update GPS&RTC
Click here to set GPSTimestamp system onboard RTC to GPS time
Ii TF *1 Update RXTriggers
Click here to set GPS Timestamp system onboard RTC to GPS time
II TF .1 Update Gen Trigger
Click here to set GPSTimestamp system onboard RTC to GPS time
li ~~H PortStatus
li TF ti ValidPort
Il 18 H PortNr
Ii TF H Clear FIFO
Click here to set GPSTimestamp system onboard RTC to GPS time
Ii TF *I Clear GenTrigBuf
Click here to set GPSTimestamp system onboard RTC to GPS time
Ii 132 *' Generated at:
If TF II Communication Error
If~~ II PortStatus 2
I~TF II ValidPort
I~18 II PortNr
If 18 II Com Port
I[.ilK] I GPSDate
1~>i.bC II GPSTime
1~>i.bC II RTCTime
If~bc II RTCError
IH32 II Received at:
lI:~~]JTriggers
I f ""Dg II Cluster
I~ U8 lj Index
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IEillI Day
IEillI Month
ImJl Hours
If U8 Ii Minutes
If U811 Seconds
I~I Microsecs
I{';IDa] I Generated Triggers
If ';IDa II Cluster
I[MJI Index
IF us Ii Day
If us Ii Month
I[MJI Hours
I[MJI Minutes
I[ill I Seconds
Ifu32 II Microsecs
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Block Diagram
[IJ
om Port
IJJ!I---.-.---.--.---.-- ..---.--.-.---.-----.--.--.- -.-.- ..- ..- -.-- -- ..---._ - - - - -_··lIJ
IConfiguration Button I
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IClose Communication I
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Communlcilltion £nor~~~UDJ-_ ViJlue
Read GPS board dillte,time
and RTC time and error
.
r···-···-······.j?····-verue
[ffi}----.------------.---.----.--.-
Communication Error
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!Get recetved triggers time I
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False
False
Communication Error~ .....f3>-~
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False
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IGet gtnerated trigger time I
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Communication Error
._-_ ...-{3>- Value
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False
l.. t>
Communication Error
~
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IWJ----------------------------
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Communication Error
,_ .
.._{3>-~._~Valt"!"
[TI'jJ----------------------
IOe;Jr on board FIFO memory I
Ir ·_··'_··_··-1 Communication Error
, t~.~
1 _ {?._ .v;iue
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Communication Error
L .-{;>- .~~I!
IClear Generatl!d TrtoSier buffer I
!'Ii!I--------------------
Communication Error
b---- f~,~U:
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~~-------------------------------_._-----------------------.--------------------------
8 Default
IDefault case -- does nothing I
Position in Hierarchy
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SERIRLRESET
Illi!ru
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List of SubVIs
Close Serial Driver.vi
c:\program Files\National Instruments\LabVIEW 6.1 \vi.lib\Instr\Serial.llb\Close Serial Driver. vi
Simple Error Handler.vi
C:\Program Files\National Instruments\LabVIEW 6.1 \vi.lib\Utility\error.llb\Simple Error Handler.vi
ConfigureDB.vi
C:\Documents and Settings\ Thinus\My Documents\ Work\Development\LabView\GPS Control\ConfigureDB. vi
Serial Port Read.vi
C:\Program Files\National Instruments\LabVIEW 6.1 \vi.lib\Instr\Serial.llb\Serial Port Read.vi
Bytes At Serial Port.vi
C:\Program Files\National Instruments\LabVIEW 6.1 \vi.lib\Instr\Serial.llb\Bytes At Serial Port. vi
Serial Port Write.vi
C:\Program Files\National Instruments\LabVIEW 6.1 \vi.lib\Instr\Serial.llb\Serial Port Write.vi
CRC16.vi
C:\Documents and Settings\Thinus\My Documents\Work\Development\LabView\CRC VI\CRC16.vi
Indexing.vi
C:\Documents and Settings\ Thinus\My Documents\ Work\Development\LabView\GPS Control\Indexing. vi
ConvertToTime.vi
C:\Documents and Settings\ Thinus\My Documents\Work\Development\LabView\GPS Control\ConvertToTime. vi
Date.vi
C:\Documents and Settings\ Thinus\My Documents\Work\Development\LabView\GPS Control\Date. vi
History
"GPSControl.vi History"
Current Revision: 355
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Appendix I
Schematic Diagrams
This Appendix presents complete circuit diagrams of the developed system and the system
test backplane.
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